Parallel hardware for faster morphological analysis

被引:4
|
作者
Damaj, Issam [1 ]
Imdoukh, Mahmoud [1 ]
Zantout, Rached [2 ]
机构
[1] Amer Univ Kuwait, Dept Elect & Comp Engn, POB 3323, Safat 13034, Kuwait
[2] Rafik Hariri Univ, Dept Elect & Comp Engn, POB 10, Damour 2010, Chouf, Lebanon
关键词
Morphological analysis; NLP; Performance; Hardware design; FPGAs; ALGORITHMS DEVELOPMENT; DEVICES;
D O I
10.1016/j.jksuci.2017.07.003
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Morphological analysis of Arabic language is computationally intensive, has numerous forms and rules, and intrinsically parallel. The investigation presented in this paper confirms that the effective development of parallel algorithms and the derivation of corresponding processors in hardware enable implementations with appealing performance characteristics. The presented developments of parallel hardware comprise the application of a variety of algorithm modelling techniques, strategies for concurrent processing, and the creation of pioneering hardware implementations that target modern programmable devices. The investigation includes the creation of a linguistic-based stemmer for Arabic verb root extraction with extended infix processing to attain high-levels of accuracy. The implementations comprise three versions, namely, software, non-pipelined processor, and pipelined processor with high throughput. The targeted systems are high-performance multi-core processors for software implementations and high-end Field Programmable Gate Array systems for hardware implementations. The investigation includes a thorough evaluation of the methodology, and performance and accuracy analyses of the developed software and hardware implementations. The developed processors achieved significant speedups over the software implementation. The developed stemmer for verb root extraction with infix processing attained accuracies of 87% and 90.7% for analyzing the texts of the Holy Quran and its Chapter 29 - Surat Al-Ankabut. (C) 2017 The Authors. Production and hosting by Elsevier B.V. on behalf of King Saud University.
引用
收藏
页码:531 / 546
页数:16
相关论文
共 50 条
  • [31] Outage Analysis of Cooperative Communication Network with Hardware Impairments
    Guo, Kefeng
    Chen, Jin
    Huang, Yuzhen
    FREQUENZ, 2015, 69 (9-10) : 443 - 449
  • [32] BlackjackBench: Portable Hardware Characterization with Automated Results' Analysis
    Danalis, Anthony
    Luszczek, Piotr
    Marin, Gabriel
    Vetter, Jeffrey S.
    Dongarra, Jack
    COMPUTER JOURNAL, 2014, 57 (07) : 1002 - 1016
  • [33] An analysis on power consumption and performance in runtime hardware reconfiguration
    Loubach, Denis S.
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2021, 14 (03) : 277 - 288
  • [34] A Modeling Approach to Hardware Analysis of the Heterogeneous DEAC Cluster
    Freedman, Riana J.
    Valles, Damian
    2016 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE & COMPUTATIONAL INTELLIGENCE (CSCI), 2016, : 1408 - 1409
  • [35] Analysis of HEVC transform throughput requirements for hardware implementations
    Masera, Maurizio
    Fiorentin, Lorenzo Re
    Masala, Enrico
    Masera, Guido
    Martina, Maurizio
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2017, 57 : 173 - 182
  • [36] Morphological analysis of the corpus of spontaneous Japanese
    Uchimoto, K
    Takaoka, K
    Nobata, C
    Yamada, A
    Sekine, S
    Isahara, H
    IEEE TRANSACTIONS ON SPEECH AND AUDIO PROCESSING, 2004, 12 (04): : 382 - 390
  • [37] A multi-resolution approach for massively-parallel hardware-friendly optical flow estimation
    Barranco, F.
    Diaz, J.
    Pino, B.
    Ros, E.
    JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2012, 23 (08) : 1272 - 1283
  • [38] Morphological analysis of forest tractor assemblies
    Susnjar, Marijan
    Horvat, Dubravko
    Kristic, Andrija
    Pandur, Zdravko
    CROATIAN JOURNAL OF FOREST ENGINEERING, 2008, 29 (01) : 41 - 51
  • [39] The Module of Morphological and Syntactic Analysis SMART
    Leontyeva, Anastasia
    Kagirov, Ildar
    TEXT, SPEECH AND DIALOGUE, PROCEEDINGS, 2008, 5246 : 373 - 380
  • [40] Massive Parallel-Hardware Architecture for Multiscale Stereo, Optical Flow and Image-Structure Computation
    Tomasi, Matteo
    Vanegas, Mauricio
    Barranco, Francisco
    Diaz, Javier
    Ros, Eduardo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2012, 22 (02) : 282 - 294