Parallel hardware for faster morphological analysis

被引:4
|
作者
Damaj, Issam [1 ]
Imdoukh, Mahmoud [1 ]
Zantout, Rached [2 ]
机构
[1] Amer Univ Kuwait, Dept Elect & Comp Engn, POB 3323, Safat 13034, Kuwait
[2] Rafik Hariri Univ, Dept Elect & Comp Engn, POB 10, Damour 2010, Chouf, Lebanon
关键词
Morphological analysis; NLP; Performance; Hardware design; FPGAs; ALGORITHMS DEVELOPMENT; DEVICES;
D O I
10.1016/j.jksuci.2017.07.003
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Morphological analysis of Arabic language is computationally intensive, has numerous forms and rules, and intrinsically parallel. The investigation presented in this paper confirms that the effective development of parallel algorithms and the derivation of corresponding processors in hardware enable implementations with appealing performance characteristics. The presented developments of parallel hardware comprise the application of a variety of algorithm modelling techniques, strategies for concurrent processing, and the creation of pioneering hardware implementations that target modern programmable devices. The investigation includes the creation of a linguistic-based stemmer for Arabic verb root extraction with extended infix processing to attain high-levels of accuracy. The implementations comprise three versions, namely, software, non-pipelined processor, and pipelined processor with high throughput. The targeted systems are high-performance multi-core processors for software implementations and high-end Field Programmable Gate Array systems for hardware implementations. The investigation includes a thorough evaluation of the methodology, and performance and accuracy analyses of the developed software and hardware implementations. The developed processors achieved significant speedups over the software implementation. The developed stemmer for verb root extraction with infix processing attained accuracies of 87% and 90.7% for analyzing the texts of the Holy Quran and its Chapter 29 - Surat Al-Ankabut. (C) 2017 The Authors. Production and hosting by Elsevier B.V. on behalf of King Saud University.
引用
收藏
页码:531 / 546
页数:16
相关论文
共 50 条
  • [1] Three-dimensional morphological analysis method for geologic bodies and its parallel implementation
    Mao, Xiancheng
    Zhang, Bin
    Deng, Hao
    Zou, Yanhong
    Chen, Jin
    COMPUTERS & GEOSCIENCES, 2016, 96 : 11 - 22
  • [2] Faster Parallel Training of Word Embeddings
    Wszola, Eliza
    Jaggi, Martin
    Puschel, Markus
    2021 IEEE 28TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC 2021), 2021, : 31 - 41
  • [3] ParaFPGA: Parallel Computing with Flexible Hardware
    D'Hollander, Erik H.
    Stroobandt, Dirk
    Touhafi, Abdellah
    PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 581 - 583
  • [4] Hardware support for load sharing in parallel systems
    Avvenuti, M
    Rizzo, L
    Vicisano, L
    JOURNAL OF SYSTEMS ARCHITECTURE, 1996, 42 (02) : 129 - 143
  • [5] Generating Configurable Hardware from Parallel Patterns
    Prabhakar, Raghu
    Koeplinger, David
    Brown, Kevin J.
    Lee, HyoukJoong
    De Sa, Christopher
    Kozyrakis, Christos
    Olukotun, Kunle
    ACM SIGPLAN NOTICES, 2016, 51 (04) : 651 - 665
  • [6] On the design of hardware architectures for parallel frequent itemsets mining
    Letras, Martin
    Bustio-Martinez, Lazaro
    Cumplido, Rene
    Hernandez-Leon, Raudel
    Feregrino-Uribe, Claudia
    EXPERT SYSTEMS WITH APPLICATIONS, 2020, 157 (157)
  • [7] A Reconfigurable Parallel Hardware Implementation of the Self-Tuning Regulator
    Ananthan, T.
    Vaidyan, M. V.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2013, 6 (04)
  • [8] Comparing parallel hardware architectures for visually guided robot navigation
    Schenck, Wolfram
    Horst, Michael
    Tiedemann, Tim
    Gaulik, Sergius
    Moeller, Ralf
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (04)
  • [9] An efficient crossover architecture for hardware parallel implementation of genetic algorithm
    Faraji, Rasoul
    Naji, Hamid Reza
    NEUROCOMPUTING, 2014, 128 : 316 - 327
  • [10] Hardware-based Parallel Firefly Algorithm for Embedded Applications
    Munoz, Daniel M.
    Llanos, Carlos H.
    Coelho, Leandro dos Santos
    Ayala-Rincon, Mauricio
    2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2013, : 39 - 46