Embedded platform for local image descriptor based object detection

被引:8
作者
Kapela, Rafal [1 ]
Gugala, Karol [1 ]
Sniatala, Pawel [1 ]
Swietlicka, Aleksandra [1 ]
Kolanowski, Krzysztof [1 ]
机构
[1] Poznan Univ Tech, Dept Comp Engn, PL-60965 Poznan, Poland
关键词
Hardware accelerators; Image descriptors; Fast-Retina Keypoint; Hamming distance; FPGA; Zynq Z-7010;
D O I
10.1016/j.amc.2015.02.029
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
The article presents novel idea of a hardware accelerated image processing algorithm for embedded systems. The system is based on the well known Fast Retina Keypoint (FREAK) local image description algorithm. The solution utilizes Field Programmable Gate Array (FPGA) as a flexible module that is used to implement hardware acceleration of a given part of the image processing algorithm. The approach presented in this paper is slightly different. Since we are using very fast FREAK descriptor it is not our purpose to implement full feature extraction algorithm in hardware but just its most time-consuming part which is brute force matcher based on the Hamming distance. Moreover our goal was to design very flexible system so that the feature detection and extraction algorithm can be replaced without any interruption in the hardware accelerated part. (C) 2015 Published by Elsevier Inc.
引用
收藏
页码:419 / 426
页数:8
相关论文
共 19 条
[1]  
Alahi A., 2012, IEE C COMP VIS PATT
[2]  
[Anonymous], CMOS COL AUT CAM
[3]  
[Anonymous], 2010, PRIME 2010 6 C PHD R
[4]   SURF: Speeded up robust features [J].
Bay, Herbert ;
Tuytelaars, Tinne ;
Van Gool, Luc .
COMPUTER VISION - ECCV 2006 , PT 1, PROCEEDINGS, 2006, 3951 :404-417
[5]   A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection [J].
Bonato, Vanderlei ;
Marques, Eduardo ;
Constantinides, George A. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2008, 18 (12) :1703-1712
[6]   BRIEF: Computing a Local Binary Descriptor Very Fast [J].
Calonder, Michael ;
Lepetit, Vincent ;
Oezuysal, Mustafa ;
Trzcinski, Tomasz ;
Strecha, Christoph ;
Fua, Pascal .
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2012, 34 (07) :1281-1298
[7]  
Cuong PQ, 2013, PROC INT CONF ADV, P374, DOI 10.1109/ATC.2013.6698140
[8]  
Fobel C, 2007, CAN CON EL COMP EN, P647
[9]  
Garcia P., 2011, Proceedings of the 2011 9th IEEE International Conference on Industrial Informatics (INDIN 2011), P805, DOI 10.1109/INDIN.2011.6034996
[10]   Computing Models for FPGA-Based Accelerators [J].
Herbordt, Martin C. ;
Gu, Yongfeng ;
VanCourt, Tom ;
Model, Josh ;
Sukhwani, Bharat ;
Chiu, Matt .
COMPUTING IN SCIENCE & ENGINEERING, 2008, 10 (06) :35-45