Sub-10-nm Tunnel Field-Effect Transistor With Graded Si/Ge Heterojunction

被引:74
作者
Shih, Chun-Hsing [1 ]
Nguyen Dang Chien [1 ]
机构
[1] Natl Chi Nan Univ, Dept Elect Engn, Nantou 54561, Taiwan
关键词
Bandgap engineering; graded Si/Ge heterojunction; short-channel effect; tunnel field-effect transistor (TFET); FET;
D O I
10.1109/LED.2011.2164512
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study presents a new sub-10-nm tunnel field-effect transistor ( TFET) with bandgap engineering using a graded Si/Ge heterojunction. Both the height and width of the tunneling barrier are highly controlled by applying gate voltages to ensure a near ideal sub-5-mV/dec switching of scaled sub-10-nm TFETs at 300 K. This study performed a 2-D simulation to elucidate p-body graded Si/Ge heterojunction TFET devices from 50 to 5 nm. The ON-state tunneling barrier around the source was narrowed and lowered to demonstrate a high ON-current; simultaneously, the OFF-state tunneling barrier was raised and extended into the drain to control the short-channel effect and ambipolar leakage current. The shorter the length is, the more abrupt is the switching. The breakthrough in subthreshold swing and short-channel effect make the graded Si/Ge TFET highly promising as an ideal green transistor into sub-10-nm regimes.
引用
收藏
页码:1498 / 1500
页数:3
相关论文
共 16 条
  • [1] [Anonymous], SYN MEDICI US MAN
  • [2] Pseudo-Two-Dimensional Model for Double-Gate Tunnel FETs Considering the Junctions Depletion Regions
    Bardon, Marie Garcia
    Neves, Herc P.
    Puers, Robert
    Van Hoof, Chris
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) : 827 - 834
  • [3] P-channel tunnel field-effect transistors down to sub-50 nm channel lengths
    Bhuwalka, KK
    Born, M
    Schindler, M
    Schmidt, M
    Sulima, T
    Eisele, I
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3106 - 3109
  • [4] Performance enhancement of vertical tunnel field-effect transistor with SiGe in the δp+ layer
    Bhuwalka, KK
    Schulze, J
    Eisele, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (7A): : 4073 - 4078
  • [5] Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric
    Boucart, Kathy
    Ionescu, Adrian Mihai
    [J]. SOLID-STATE ELECTRONICS, 2007, 51 (11-12) : 1500 - 1507
  • [6] Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec
    Choi, Woo Young
    Park, Byung-Gook
    Lee, Jong Duk
    Liu, Tsu-Jae King
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) : 743 - 745
  • [7] Hetero-Gate-Dielectric Tunneling Field-Effect Transistors
    Choi, Woo Young
    Lee, Woojun
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) : 2317 - 2319
  • [8] Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-Efficient Digital Circuits
    Khatami, Yasin
    Banerjee, Kaustav
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (11) : 2752 - 2761
  • [9] Kim SH, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P178
  • [10] Krishnamohan T, 2008, INT EL DEVICES MEET, P947