Low Power Multiplier Architectures Using Vedic Mathematics in 45nm Technology for High Speed Computing

被引：0

作者：

Tripathy, Suryasnata ^{[1
]}

Omprakash, L. B. ^{[1
]}

Mandal, Sushanta K. ^{[1
]}

Patro, B. S. ^{[1
]}

机构：

[1] KIIT Univ, Bhubaneswar 751024, Orissa, India

来源：

2015 INTERNATIONAL CONFERENCE ON COMMUNICATION, INFORMATION & COMPUTING TECHNOLOGY (ICCICT) | 2015年

关键词：

Vedic multiplier; Urdhva Tiryakbhyam; CMOS; High speed; Low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Speed and the overall performance of any digital signal processor are largely determined by the efficiency of the multiplier units present within. The use of Vedic mathematics has resulted in significant improvement in the performance of multiplier architectures used for high speed computing. This paper proposes 4-bit and 8-bit multiplier architectures based on Urdhva Tiryakbhyam sutra. These low power designs are realized in 45 nm CMOS Process technology using Cadence EDA tool.

引用

页数：6

共 50 条

[41] FPGA IMPLEMENTATION OF HIGH SPEED VEDIC MULTIPLIER USING CSLA FOR PARALLEL FIR ARCHITECTURE [J].

Naaz, Amina S. ;

Pradeep, M. N. ;

Bhairannawar, Satish ;

Halvi, Srinivas .

2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,

[42] RETRACTED: Performance improvement of elliptic curve cryptography system using low power, high speed 16 x 16 Vedic multiplier based on reversible logic (Retracted Article) [J].

Karthikeyan, S. ;

Jagadeeswari, M. .

JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING, 2021, 12 (03) :4161-4170

[43] Exploration of low area-high speed by hybrid method of Radix-8 Booth encoding and Vedic multiplier [J].

Kalaiselvi, C. M. ;

Sabeenian, R. S. .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2025, 122 (03)

[44] Design High Speed FIR Filter based on Complex Vedic Multiplier using CBL Adder [J].

Thakur, Anjali Singh ;

Tiwari, Vibha .

2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, :559-563

[45] High performance, low power 200 Gb/s 4:1 MUX with TGL in 45 nm technology [J].

Meenakshi Mishra ;

Shyam Akashe .

Applied Nanoscience, 2014, 4 :271-277

[46] High performance, low power 200 Gb/s 4:1 MUX with TGL in 45 nm technology [J].

Mishra, Meenakshi ;

Akashe, Shyam .

APPLIED NANOSCIENCE, 2014, 4 (03) :271-277

[47] Design and Analysis of the high speed AES using Ancient Vedic Mathematics novel Approach [J].

Kumar, Amit ;

Pahuja, Hitesh ;

Singh, Balwinder .

2016 5TH INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS AND EMBEDDED SYSTEMS (WECON), 2016, :227-231

[48] A 45nm CMOS 0.35V-Optimized Standard Cell Library for Ultra-Low Power Applications [J].

Abouzeid, Fady ;

Clerc, Sylvain ;

Firmin, Fabian ;

Renaudin, Marc ;

Sicard, Gilles .

ISLPED 09, 2009, :225-230

[49] A Millimeter Wave High Isolation Resistive Coupler In 45nm RFSOI Technology for Sensing Application [J].

Said, Aicha ;

Hameau, Frederic ;

Vauche, Remy ;

Siligaris, Alexandre ;

Podevin, Florence ;

Bourdel, Sylvain .

2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2023, :611-613

[50] NeuPow: Artificial Neural Networks for Power and Behavioral Modeling of Arithmetic Components in 45nm ASICs Technology [J].

Nasser, Yehya ;

Sau, Carlo ;

Prevotet, Jean-Christophe ;

Fanni, Tiziana ;

Palumbo, Francesca ;

Helard, Maryline ;

Raffo, Luigi .

CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2019, :183-189

← 1 2 3 4 5 →