Low Power Multiplier Architectures Using Vedic Mathematics in 45nm Technology for High Speed Computing

被引：0

作者：

Tripathy, Suryasnata ^{[1
]}

Omprakash, L. B. ^{[1
]}

Mandal, Sushanta K. ^{[1
]}

Patro, B. S. ^{[1
]}

机构：

[1] KIIT Univ, Bhubaneswar 751024, Orissa, India

来源：

2015 INTERNATIONAL CONFERENCE ON COMMUNICATION, INFORMATION & COMPUTING TECHNOLOGY (ICCICT) | 2015年

关键词：

Vedic multiplier; Urdhva Tiryakbhyam; CMOS; High speed; Low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Speed and the overall performance of any digital signal processor are largely determined by the efficiency of the multiplier units present within. The use of Vedic mathematics has resulted in significant improvement in the performance of multiplier architectures used for high speed computing. This paper proposes 4-bit and 8-bit multiplier architectures based on Urdhva Tiryakbhyam sutra. These low power designs are realized in 45 nm CMOS Process technology using Cadence EDA tool.

引用

页数：6

共 50 条

[31] Power analysis of 3T DRAM Cell using FinFET at 45nm Process Technology [J].

Mudgal, Ambrish ;

Akashe, Shyam ;

Singh, Shyam Babu .

PROCEEDINGS OF THE 2012 WORLD CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGIES, 2012, :555-560

[32] RETRACTED ARTICLE: Performance improvement of elliptic curve cryptography system using low power, high speed 16 × 16 Vedic multiplier based on reversible logic [J].

S. Karthikeyan ;

M. Jagadeeswari .

Journal of Ambient Intelligence and Humanized Computing, 2021, 12 :4161-4170

[33] Implementation Of 64Bit High Speed Multiplier For DSP Application-Based On Vedic Mathematics [J].

Jinesh, S. ;

Ramesh, P. ;

Thomas, Josmin .

TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,

[34] Design and Implementation of Complex Multiplier with Low Power and High Speed [J].

Duy Manh Thi Nguyen ;

Pham Minh Man Nguyen ;

Hieu-Truong Ngo ;

Minh-Son Nguyen .

2021 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND APPLICATIONS (ACOMP 2021), 2021, :215-219

[35] A Reliable 5G Stacked Power Amplifier in 45nm CMOS Technology [J].

Ma, Zhize ;

Mohammadi, Saeed .

2023 IEEE TOPICAL CONFERENCE ON RF/MICROWAVE POWER AMPLIFIERS FOR RADIO AND WIRELESS APPLICATIONS, 2023, :36-38

[36] Reduced comparator high speed low power ADC using 90 nm CMOS technology [J].

Manish Goswami ;

Dharmendra Mani Varma ;

B. R. Saloni .

Analog Integrated Circuits and Signal Processing, 2013, 74 :267-278

[37] Reduced comparator high speed low power ADC using 90 nm CMOS technology [J].

Goswami, Manish ;

Varma, Dharmendra Mani ;

Saloni ;

Singh, B. R. .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) :267-278

[38] Design of FFT processor using low power Vedic multiplier for wireless communication [J].

Padma, C. ;

Jagadamba, P. ;

Reddy, P. Ramana .

COMPUTERS & ELECTRICAL ENGINEERING, 2021, 92 (92)

[39] Effect of MT and VT CMOS, On Transmission gate Logic for Low Power 4:1 MUX in 45nm Technology [J].

Mishra, Meenakshi ;

Akashe, Shyam ;

Babu, Shyam .

PROCEEDINGS OF SEVENTH INTERNATIONAL CONFERENCE ON BIO-INSPIRED COMPUTING: THEORIES AND APPLICATIONS (BIC-TA 2012), VOL 2, 2013, 202 :139-150

[40] A novel energy efficient 4-bit vedic multiplier using modified GDI approach at 32 nm technology [J].

Rao, K. Nishanth ;

Sudha, D. ;

Khalaf, Osamah Ibrahim ;

Abdulsaheb, Ghaida Muttasher ;

Kumar, Aruru Sai ;

Priyanka, S. Siva ;

Ouahada, Khmaies ;

Hamam, Habib .

HELIYON, 2024, 10 (10)

← 1 2 3 4 5 →