Low Power Multiplier Architectures Using Vedic Mathematics in 45nm Technology for High Speed Computing

被引：0

作者：

Tripathy, Suryasnata ^{[1
]}

Omprakash, L. B. ^{[1
]}

Mandal, Sushanta K. ^{[1
]}

Patro, B. S. ^{[1
]}

机构：

[1] KIIT Univ, Bhubaneswar 751024, Orissa, India

来源：

2015 INTERNATIONAL CONFERENCE ON COMMUNICATION, INFORMATION & COMPUTING TECHNOLOGY (ICCICT) | 2015年

关键词：

Vedic multiplier; Urdhva Tiryakbhyam; CMOS; High speed; Low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Speed and the overall performance of any digital signal processor are largely determined by the efficiency of the multiplier units present within. The use of Vedic mathematics has resulted in significant improvement in the performance of multiplier architectures used for high speed computing. This paper proposes 4-bit and 8-bit multiplier architectures based on Urdhva Tiryakbhyam sutra. These low power designs are realized in 45 nm CMOS Process technology using Cadence EDA tool.

引用

页数：6

共 50 条

[21] Novel Transistor Level Realization of Ultra Low Power High-speed Adiabatic Vedic Multiplier [J].

Chanda, M. ;

Banerjee, S. ;

Saha, D. ;

Jain, S. .

2013 IEEE INTERNATIONAL MULTI CONFERENCE ON AUTOMATION, COMPUTING, COMMUNICATION, CONTROL AND COMPRESSED SENSING (IMAC4S), 2013, :801-806

[22] A High-Performance Signed-Unsigned Multiplier Using Vedic Mathematics [J].

Ganjikunta, Ganesh Kumar ;

Khan, Sibghatullah, I ;

Basha, Mohammed Mahaboob .

JOURNAL OF LOW POWER ELECTRONICS, 2019, 15 (03) :302-308

[23] IMPLEMENTATION OF HIGH SPEED VEDIC BCD MULTIPLIER USING VINCULUM METHOD [J].

Lakshmi, G. Sree ;

Fatima, Kaleem ;

Madhavi, B. K. .

PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, :147-151

[24] Design of High Speed Vedic Multiplier using Multiplexer based Adder [J].

Antony, Saji. M. ;

Prasanthi, S. Sri Ranjani ;

Indu, S. ;

Pandey, Rajeshwari .

2015 INTERNATIONAL CONFERENCE ON CONTROL COMMUNICATION & COMPUTING INDIA (ICCC), 2015, :448-453

[25] Voltage Scaling Based Low Power High Performance Vedic Multiplier Design on FPGA [J].

Goswami, Kavita ;

Pandey, Bishwajeet .

2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, :1529-1533

[26] Design of High Performance 8 bit Binary Multiplier using Vedic Multiplication Algorithm with 16 nm technology [J].

Dey, Koyel ;

Chattopadhyay, Sudipta .

2017 1ST INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2017,

[27] Performance and Reliability Analysis for VLSI Circuits Using 45nm Technology [J].

Rahul ;

Yadav, Ajeet Kumar ;

Al Ayubi, Herman ;

Rizvi, Navaid Z. .

2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, :4612-4616

[28] Power and Speed Efficient Ripple Counter Design using 45 nm Technology [J].

Thakur, Ajeet ;

Mehra, Rajesh .

PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,

[29] Low Power & High Performance Implementation of Multiplier Architectures [J].

Verma, Gaurav ;

Shekhar, Sushant ;

Srivastava, Oorja M. ;

Maheshwari, Shikhar ;

Virdi, Sukhbani Kaur .

PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, :1989-1992

[30] Robust High Speed ASIC design of a Vedic Square Calculator using ancient Vedic Mathematics [J].

Khan, Angshuman ;

Sur, Surajit ;

Gupta, Chitra ;

Bandyopadhyay, Moulina ;

Pramanik, Sayak ;

Saha, Souvik ;

Verma, Ankit ;

Samanta, Asmita ;

Singha, Sudip Kumar .

2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), 2017, :710-713

← 1 2 3 4 5 →