Low Power Multiplier Architectures Using Vedic Mathematics in 45nm Technology for High Speed Computing

被引：0

作者：

Tripathy, Suryasnata ^{[1
]}

Omprakash, L. B. ^{[1
]}

Mandal, Sushanta K. ^{[1
]}

Patro, B. S. ^{[1
]}

机构：

[1] KIIT Univ, Bhubaneswar 751024, Orissa, India

来源：

2015 INTERNATIONAL CONFERENCE ON COMMUNICATION, INFORMATION & COMPUTING TECHNOLOGY (ICCICT) | 2015年

关键词：

Vedic multiplier; Urdhva Tiryakbhyam; CMOS; High speed; Low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Speed and the overall performance of any digital signal processor are largely determined by the efficiency of the multiplier units present within. The use of Vedic mathematics has resulted in significant improvement in the performance of multiplier architectures used for high speed computing. This paper proposes 4-bit and 8-bit multiplier architectures based on Urdhva Tiryakbhyam sutra. These low power designs are realized in 45 nm CMOS Process technology using Cadence EDA tool.

引用

页数：6

共 50 条

[1] High Speed Vedic Multiplier Used Vedic Mathematics
Kahar, Dravik KishorBhai
Mehta, Harsh
2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2017, : 356 - 359
[2] Novel High Speed Vedic Mathematics Multiplier using Compressors
Huddar, Sushma R.
Rao, Sudhir
Kalpana, M.
Mohan, Surabhi
2013 IEEE INTERNATIONAL MULTI CONFERENCE ON AUTOMATION, COMPUTING, COMMUNICATION, CONTROL AND COMPRESSED SENSING (IMAC4S), 2013, : 465 - 469
[3] High speed multiplier using Nikhilam Sutra algorithm of Vedic mathematics
Pradhan, Manoranjan
Panda, Rutuparna
INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (03) : 300 - 307
[4] Implementation of High Speed Matrix Multiplier using Vedic Mathematics on FPGA
Mogre, S. V.
Bhalke, D. G.
1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 959 - 963
[5] High Speed Multiplier Implementation Based on Vedic Mathematics
Meghana, V.
Sandhya, S.
Aparna, R.
Gururaj, C.
2015 INTERNATIONAL CONFERENCE ON SMART SENSORS AND SYSTEMS (IC-SSS 2015), 2015,
[6] CMOS Level Shifters for Low Power Applications using 45nm Technology
Swaroop, S.
Ravindra, K. S.
2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 867 - 872
[7] Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors
Saha, P.
Banerjee, A.
Dandapat, A.
Bhattacharyya, P.
INTERNATIONAL JOURNAL ON SMART SENSING AND INTELLIGENT SYSTEMS, 2011, 4 (02) : 268 - 284
[8] Activity Analysis at Low Power Supply on 45nm Technology
Bascoul, Guillaume
Perdu, Philippe
Sanchez, Kevin
Lewis, Dean
Dudit, Sylvain
Cell, Guillaume
ISTFA 2011: CONFERENCE PROCEEDINGS FROM THE 37TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2011, : 367 - 372
[9] Design of a Low Power, High Speed, Energy Efficient Full Adder Using Modified GDI and MVT Scheme in 45nm Technology
Dhar, Krishnendu
2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 36 - 41
[10] Low Power High Speed 1-bit Full Adder Circuit design at 45nm CMOS Technology
Yadav, Ashish Kumar
Shrivatava, Bhavana P.
Dadoriya, Ajay Kumar
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 427 - 432

← 1 2 3 4 5 →