Low Cost At-Speed Testing using On-Product Clock Generation Compatible with Test Compression

被引：0

作者：

Keller, B. ^{[1
]}

Chakravadhanula, K. ^{[1
]}

Foutz, B. ^{[1
]}

Chickermane, V. ^{[1
]}

Malneedi, R. ^{[1
]}

Snethen, T. ^{[1
]}

Iyengar, V. ^{[2
]}

Lackey, D. ^{[2
]}

Grise, G. ^{[2
]}

机构：

[1] Cadence Design Syst, San Jose, CA USA

[2] IBM Corp, Burlington, VT 05405 USA

来源：

INTERNATIONAL TEST CONFERENCE 2010 | 2010年

关键词：

INSTRUCTION SET ARCHITECTURE; IMPLEMENTATION; CORE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

At-speed testing with functional speed clocks is often done using On-Product Clock Generation (OPCG). When test compression logic is also embedded within the circuit's DFT architecture, the loading of the OPCG programming bits can impact test compression results. We present an approach to the use of OPCG that enables high-speed testing and is compatible with test compression. It also enables the use of tests that pulse multiple domains to further reduce test time and data volume. It also supports generation of inter-domain and static ATPG tests. We present results on four designs; one design shows an over 35% reduction in patterns due to use of multiple clock domains per test. An additional 10+% savings is possible using side-scan to load the OPCG programming registers.

引用

页数：10

共 50 条

[1] Using programmable on-product clock generation (OPCG) for delay test
Keller, Brion
Uzzaman, Anis
Li, Bibo
Snethen, Tom
PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 69 - 72
[2] Clock-Gating-Aware Low Launch WSA Test Pattern Generation for At-Speed Scan Testing
Lin, Yi-Tsung
Huang, Jiun-Lang
Wen, Xiaoqing
2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
[3] Fault collapsing and test generation for at-speed current testing
Niu, Xiaoyan
Min, Yinghua
Kuang, Jishun
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2004, 16 (10): : 1442 - 1447
[4] An on-chip test clock control scheme for multi-clock at-speed testing
Fan, Xiao-Xin
Hu, Y. U.
Wang, Laung-Terng
PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 341 - +
[5] Automatic Handling of Programmable On-Product Clock Generation (OPCG) Circuitry for Low Power Aware Delay Test
Uzzaman, Anis
Keller, Brion
Snethen, Tom
Iwasaki, Kazuhiko
Arai, Masayuki
JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (04) : 520 - 528
[6] Local at-speed scan enable generation for transition fault testing using low-cost testers
Ahmed, Nisar
Tehranipoor, Mohammad
Ravikumar, C. P.
Butler, Kenneth M.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (05) : 896 - 906
[7] At-speed logic BIST using a frozen clock testing strategy
Shin, JS
Yu, XM
Rudnick, EM
Abramovici, M
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 64 - 71
[8] Automated handling of programmable on-product clock generation (OPCG) circuitry for delay test vector generation
Uzzaman, Anis
Li, Bibo
Snethen, Tom
Keller, Brion
Grise, Gary
2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 466 - +
[9] Low Test Data Volume Low Power At-Speed Delay Tests Using Clock-Gating
Moghaddam, Elham K.
Rajski, Janusz
Reddy, Sudhakar M.
Janicki, Jakub
2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 267 - 272
[10] Logic-Path-and-Clock-Path-Aware At-Speed Scan Test Generation
Li, Fuqiang
Wen, Xiaoqing
Miyase, Kohei
Holst, Stefan
Kajihara, Seiji
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2016, E99A (12) : 2310 - 2319

← 1 2 3 4 5 →