Layout Optimization of Short De-embedding Structure for Accurate On-Chip Inductor Characterization

被引：1

作者：

Shafi, K. T. Muhammed ^{[1
]}

Baipadi, Varuna ^{[1
]}

Vanukuru, Venkata ^{[1
]}

机构：

[1] GLOBALFOUNDRIES, Design Enablement Team, Bangalore, Karnataka, India

来源：

2021 IEEE 21ST TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF) | 2021年

关键词：

Characterization; de-embedding; layout optimization; on-chip inductor;

D O I：

10.1109/SiRF51851.2021.9383413

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A potentially significant limitation of typical short structure in de-embedding launch line inductance with groundsignal-ground (GSG) padsets is revealed in this paper. It is shown that the calculated inductance (L) value with conventional openshort-pad (OSP) de-embedding is significantly higher than the actual value. With the help of electro-magnetic (EM) simulations, the mechanism behind this inaccurate short de-embedding for L calculation is demonstrated. A simple alternative short structure is proposed to alleviate this issue. The proposed structure is extensively validated using well calibrated EM simulations across inductor geometries. Finally, measured result of spiral inductor with GSG padsets validate the merit of the proposed approach.

引用

页码：31 / 33

页数：3

共 50 条

[41] Extraction method for impedance of ARM chip PDN by combining full-wave simulation and de-embedding testing [J].

Xiao, Yang ;

Zhou, Zhongyuan ;

Wang, Haichun ;

Ren, Jinjing ;

Liu, Shikuan .

Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2024, 54 (05) :1283-1289

[42] A topology optimization of on-chip planar inductor based on evolutional on/off method and CMA-ES [J].

Sato, Takahiro ;

Watanabe, Kota .

COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2024, 43 (04) :920-931

[43] Accurate RF-MOSFET Back-end Parasitic De-embedding Based on Cold Bias Technique [J].

Andrei, C. .

2009 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUTS IN RF SYSTEMS, DIGEST OF PAPERS, 2009, :193-196

[44] D-band neutralized amplifier design based on accurate millimeter-wave de-embedding method [J].

Xiangyu Meng ;

Baoyong Chi ;

Zhihua Wang .

Analog Integrated Circuits and Signal Processing, 2017, 91 :367-376

[45] Characterization of On-Wafer RF Passive Components for RFIC Devices using Three-Steps De-Embedding Method [J].

Maisurah, Siti M. H. ;

Nizam, Mohd O. ;

Marzuki, A. ;

Rahim, A. I. Abdul ;

Razman, Mohamed Y. .

2009 IEEE 9TH MALAYSIA INTERNATIONAL CONFERENCE ON COMMUNICATIONS (MICC), 2009, :362-366

[46] In-Situ Calibration and De-Embedding Test Structure Design for SiGe HBT On-Wafer Characterization up to 500 GHz [J].

Cabbia, M. ;

Deng, M. ;

Fregonese, S. ;

De Matos, M. ;

Celi, D. ;

Zimmer, T. .

2020 94TH ARFTG MICROWAVE MEASUREMENT SYMPOSIUM (ARFTG): RF TO MILLIMETER-WAVE MEASUREMENT TECHNIQUES FOR 5G AND BEYOND, 2020,

[47] D-band neutralized amplifier design based on accurate millimeter-wave de-embedding method [J].

Meng, Xiangyu ;

Chi, Baoyong ;

Wang, Zhihua .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 91 (03) :367-376

[48] Unified parasitic de-embedding methodology of on-wafer multi-port device characterization [J].

Cho, MH ;

Huang, GW ;

Chiu, CS ;

Chen, KM .

2005 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-4, 2005, :1307-1310

[49] One-Port De-Embedding Technique for the Quasi-Optical Characterization of Integrated Components [J].

Hadjiloucas, Sillas ;

Walker, Gillian C. ;

Bowen, John W. .

IEEE SENSORS JOURNAL, 2013, 13 (01) :111-123

[50] On-wafer de-embedding techniques for SiGe/BiCMOS/RFCMOS transmission line interconnect characterization [J].

Tretiakov, Y ;

Vaed, K ;

Ahlgren, D ;

Rascoe, J ;

Venkatadri, S ;

Woods, W .

PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, :166-168

← 1 2 3 4 5 →