RC delay metrics for performance optimization

被引:83
作者
Alpert, CJ [1 ]
Devgan, A [1 ]
Kashyap, CV [1 ]
机构
[1] IBM Corp, Austin, TX 78758 USA
关键词
interconnect; performance optimization; simulation; Steiner tree; timing analysis;
D O I
10.1109/43.920682
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
For performance optimization tasks such as floorplanning, placement, buffer insertion, wire sizing, and global routing, the Elmore resistance-capacitance (RC? delay metric remains popular due to its simple closed form expression, fast computation speed, and fidelity with respect to simulation. More accurate delay computation methods are typically central processing unit intensive and/or difficult to implement. To bridge this gap between accuracy and efficiency/simplicity, we propose two new RC delay metrics called delay via two moments (D2M) and effective capacitance metric (ECM), which are virtually as simple and fast as the Elmore metric, but more accurate. D2M uses two moments of the impulse response in a simple formula that has high accuracy at the far end of RC lines. ECM captures resistive shielding effects by modeling the downstream capacitance by an "effective capacitance." In contrast, the Elmore metric models this as a lumped capacitance, thereby ignoring resistive shielding. Although not as accurate as D2M, ECM yields consistent performance and may be well-suited to optimization due to its Elmore-like recursive construction.
引用
收藏
页码:571 / 582
页数:12
相关论文
共 24 条
[1]  
Alpert C. J., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P69, DOI 10.1145/332357.332377
[2]  
CHENG SK, 2000, INTERCONNECT ANAL SY
[3]   Performance optimization of VLSI interconnect layout [J].
Cong, J ;
He, L ;
Koh, CK ;
Madden, PH .
INTEGRATION-THE VLSI JOURNAL, 1996, 21 (1-2) :1-94
[4]   OPTIMAL WIRESIZING UNDER ELMORE DELAY MODEL [J].
CONG, JJS ;
LEUNG, KS .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (03) :321-336
[5]  
Desoer C. A., 1987, LINEAR NONLINEAR CIR
[7]   The Elmore delay as a bound for RC trees with generalized input signals [J].
Gupta, R ;
Tutuianu, B ;
Pileggi, LT .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (01) :95-104
[8]  
*IBM CORP, 1996, ASX US GUID
[9]  
Kahng A. B., 1995, TR950034 UCLA CS DEP
[10]   An analytical delay model for RLC interconnects [J].
Kahng, AB ;
Muddu, S .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (12) :1507-1514