Functional embedded RF circuits on multi-layer Printed Wiring Board (PWB) process

被引:0
作者
Jow, UM [1 ]
Lai, YJ [1 ]
Weng, CL [1 ]
Chen, CS [1 ]
Shyu, CS [1 ]
机构
[1] Ind Technol Res Inst, Elect Res & Serv Org, Hsinchu 310, Taiwan
来源
55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS | 2005年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For getting more economy and smaller electronic products, technology of system in package (SiP) could complement the technology of system on a chip (SoC) perfectly. About SiP technology, we chose integral substrate technology to realize embedded passives, and used fine process such as high density interconnection (HDI) technology with a special dielectric material to achieve specific circuit functions. The special material is a high dielectric constant (Hi-DK; DK > 40 @ 1GHz) material, which is suitable for Multi-Layer Printed Wiring Board (PWB) lamination process, and it was used to fulfill embedded capacitors. In the past years, we had utilized the technology to design Bluetooth (TM) module, or other RF circuits. Furthermore, this technology is more economy than any other SiP processes, like Low Temperature Co-fired Ceramic (LTCC) substrate or silicon substrate, because it bases on the conventional PCB process. In this paper, we introduce not only the embedded capacitors but also some functional embedded passives in RF front-end circuits design on the Hi-DK organic substrate. Moreover, the RF front-end circuits include some functional passive elements: band pass filter, balun, and antenna, etc. Thus, in high frequency circuits, this kind organic substrate can reduce the module size, and in high-speed digital circuits, it also provides inexpensive decoupling capacitors. In the future, we will use this cost-effective technology to design analog and digital circuits on the same board, and the technology of SiP and SoC can be co-designed.
引用
收藏
页码:1634 / 1641
页数:8
相关论文
共 10 条
[1]   Embedded capacitors technology in 2.4GHz power amplifier with multi-layer printed wiring board (PWB) process [J].
Chen, CS ;
Liu, SF ;
Wu, CK ;
Wei, PS ;
Weng, CL ;
Jow, UM ;
Lai, YJ .
PROCEEDINGS OF THE 4TH INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2002, :348-355
[2]  
JOW UM, 2004, P IMAPS NORD ANN C H, P181
[3]  
KITTY LWY, 2001, DESIGN 2 4 GHZ LTCC, P1
[4]   Optimized design of unique miniaturized planar baluns for wireless applications [J].
Kumar, BP ;
Branner, GR .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2003, 13 (03) :134-136
[5]  
Pozar M. D., 1998, MICROWAVE ENG
[6]  
Wei PS, 2003, EL PACKAG TECH CONF, P114
[7]  
WENG CL, 2004, P 54 EL COMP TECHN C
[8]  
WENG CL, 2002, NEWSLETTER EDMA, V8, P50
[9]   Fractal antenna engineering: The theory and design of fractal antenna arrays [J].
Werner, DH ;
Haupt, RL ;
Werner, PL .
IEEE ANTENNAS AND PROPAGATION MAGAZINE, 1999, 41 (05) :37-59
[10]  
WU LK, 2000, P INT S MICR BOST, P438