Design of nonbinary quasi-cyclic LDPC cycle codes

被引:16
作者
Peng, Rong-Hui [1 ]
Chen, Rong-Rong [1 ]
机构
[1] Univ Utah, Dept Elect & Comp Engn, Salt Lake City, UT 84112 USA
来源
2007 IEEE INFORMATION THEORY WORKSHOP, VOLS 1 AND 2 | 2007年
关键词
D O I
10.1109/ITW.2007.4313042
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we study the design of nonbinary low-density parity-check (LDPC) cycle codes over Galois field GF(q). First, we construct a special class of nonbinary LDPC cycle codes with low error floors. Our construction utilizes the cycle elimination algorithm to remove short cycles in the normal graph and to select nonzero elements in the parity-check matrix to reduce the number of low-weight codewords generated by short cycles. Furthermore, we show that simple modifications of such codes are parallel sparse encodable (PSE). The PSE code, consisting of a quasi-cyclic (QC) LDPC cycle code and a simple tree code, has the attractive feature that it is not only linearly encodable, but also allows parallel encoding which can reduce the encoding time significantly. We provide a systematic comparison between nonbinary coded systems and binary coded systems. For the MIMO channel considered, our results show that the proposed nonbinary system employing the PSE code outperforms not only the binary LDPC code specified in the 802.16e standard, but also the optimized binary LDPC code obtained using the EXIT chart methods.
引用
收藏
页码:13 / 18
页数:6
相关论文
共 15 条
[11]  
Peng RH, 2006, GLOB TELECOMM CONF
[12]  
POULLIAT C, 2006, 4 INT S TURB COD REL
[13]  
ROYLE G, CAGES HIGHER VALENCY
[14]   Design of low-density parity-check codes for modulation and detection [J].
ten Brink, S ;
Kramer, G ;
Ashikhmin, A .
IEEE TRANSACTIONS ON COMMUNICATIONS, 2004, 52 (04) :670-678
[15]   Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check code decoder [J].
Yang, L ;
Liu, H ;
Shi, CJR .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (04) :892-904