A high data-reuse architecture with double-slice processing for full-search block-matching algorithm

被引：0
作者：
Lai, YK
Chen, LF
机构：
来源：
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS | 2003年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a high data-reuse architecture with double-slice processing for full-search block-matching algorithm is described. Based on double one-dimensional (I-D) processing element (PE) arrays and triple data interlacing shift-register arrays, the proposed architecture can efficiently reuse data not only in the overlapped region of the adjacent candidate block at the same slice but also in the overlapped region of the vertically adjacent candidate block slices to de crease external memory access and to save the pin counts. It also achieves 100% hardware utilization and high throughput with low memory bandwidth and complicated control overhead.
引用
收藏
页码：716 / 719
页数：4
相关论文
共 46 条
  • [21] Efficient frame-level pipelined array architecture for full-search block-matching motion estimation
    He, WF
    Bi, YL
    Mao, ZG
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2887 - 2890
  • [22] An Efficient VLSI Architecture for Full-Search Block Matching Algorithms
    Chen-Yi Lee
    Mei-Cheng Lu
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 15 : 275 - 282
  • [23] A prototype for parallel motion estimation architecture using full-search block matching algorithm
    Tavassoli, K
    Badawy, W
    THIRD INTERNATIONAL WORKSHOP ON DIGITAL AND COMPUTATIONAL VIDEO, PROCEEDINGS, 2002, : 129 - 134
  • [24] An efficient VLSI architecture for full-search block matching algorithms
    Lee, CY
    Lu, MC
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 15 (03): : 275 - 282
  • [25] A novel scalable architecture with memory interleaving organization for full search block-matching algorithm
    Lai, YK
    Chen, LG
    Tsai, TH
    Wu, PC
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1229 - 1232
  • [26] Design and implementation of efficient VLSI architectures for full-search block-matching motion estimation
    Mao, ZG
    He, WF
    Zhou, WB
    PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, VOL 1, 2004, : 616 - 620
  • [27] An architecture of full-search block matching for minimum memory bandwidth requirement
    Tuan, JC
    Jen, CW
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 152 - 156
  • [28] Low power full-search block-matching motion estimation chip for H.263+
    Shen, JF
    Chen, LG
    Chang, HC
    Wang, TC
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 299 - 302
  • [29] Low power full-search block-matching motion estimation chip for H.263+
    Shen, Jun-Fu
    Chen, Liang-Gee
    Chang, Hao-Chieh
    Wang, Tu-Chih
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 4
  • [30] Fast full-search block matching algorithm motion estimation alternatives in FPGA
    Olivares, Joaquin
    Benavides, Ignacio
    Hormigo, Javier
    Villalba, Julio
    Zapata, Emilio
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 671 - 674
12345