A Comparison of Fault-Tolerant Memories in SRAM-Based FPGAs

被引：0

作者：

Rollins, Nathaniel ^{[1
]}

Fuller, Megan ^{[1
]}

Wirthlin, Michael J. ^{[1
]}

机构：

[1] Brigham Young Univ, NSF Ctr High Performance Reconfigurable Comp CHRE, Dept Elect & Comp Engn, Provo, UT 84602 USA

来源：

2010 IEEE AEROSPACE CONFERENCE PROCEEDINGS | 2010年

基金：

美国国家科学基金会;

关键词：

SYSTEMS; RELIABILITY;

D O I：

暂无

中图分类号：

V [航空、航天];

学科分类号：

08 ; 0825 ;

摘要：

This paper compares the effectiveness and cost of different fault-tolerant techniques for FPGA memories (BRAMs, LUTRAMs, and SRLs). TMR, parity with duplication, compliment duplicate (CD) with duplication, single-error correction/double-error detection (SEC/DED), and SEC/DED with duplication are the techniques used in this study to protect FPGA memories. Memory scrubbing is also added to each of these techniques. The effectiveness of each technique is measured by the number of sensitive bits in each design as well as the number of critical failures. A critical failure is defined as an upset whose effects can only be repaired through device reconfiguration. Cost is measured in terms of FPGA slices and BRAMs. This study finds that for BRAMs and LUTRAMs scrubbing with TMR provides the best protection. For SRLs scrubbing is unnecessary, and TMR provides the best protection. This study also provides a variety of reliability-area trade-off points with fault-tolerant techniques other than TMR.

引用

页数：12

共 50 条

[1] Comparison of Fault-Tolerant Fabless CLBs In SRAM-based FPGAs [J].

Ben Dhia, Arwa ;

Naviner, Lirida ;

Matherat, Philippe .

2013 14TH IEEE LATIN-AMERICAN TEST WORKSHOP (LATW2013), 2013,

[2] Evaluating different solutions to design fault tolerant systems with SRAM-based FPGAs [J].

Sterpone, L. ;

Reorda, M. Sonza ;

Violante, M. ;

Kastensmidt, F. Lima ;

Carro, L. .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (01) :47-54

[3] Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs [J].

L. Sterpone ;

M. Sonza Reorda ;

M. Violante ;

F. Lima Kastensmidt ;

L. Carro .

Journal of Electronic Testing, 2007, 23 :47-54

[4] Fault Modeling and Characteristics of SRAM-Based FPGAs [J].

Jing, Naifeng ;

Lee, Ju-Yueh ;

Zhang, Chun ;

Tong, Jiarong ;

Mao, Zhigang ;

He, Lei .

FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, :279-279

[5] Autonomous Fault-Tolerant Systems onto SRAM-based FPGA Platforms [J].

Cristiana Bolchini ;

Antonio Miele ;

Chiara Sandionigi .

Journal of Electronic Testing, 2013, 29 :779-793

[6] Autonomous Fault-Tolerant Systems onto SRAM-based FPGA Platforms [J].

Bolchini, Cristiana ;

Miele, Antonio ;

Sandionigi, Chiara .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (06) :779-793

[7] Optimal Partial Reconfiguration for Permanent Fault Recovery on SRAM-Based FPGAs in Space Mission [J].

Zhang, Jie ;

Guan, Yong ;

Mao, Chunjing .

ADVANCES IN MECHANICAL ENGINEERING, 2013,

[8] Failure rate analysis of radiation tolerant design techniques on SRAM-based FPGAs [J].

Vacca, E. ;

Azimi, S. ;

Sterpone, L. .

MICROELECTRONICS RELIABILITY, 2022, 138

[9] HAFTA: Highly Available Fault-Tolerant Architecture to Protect SRAM-Based Reconfigurable Devices Against Multiple Bit Upsets [J].

Ghaderi, Zana ;

Miremadi, Seyed Ghassem ;

Asadi, Hossein ;

Fazeli, Mahdi .

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (01) :203-212

[10] ACME: A Tool to Improve Configuration Memory Fault Injection in SRAM-Based FPGAs [J].

Alberto Aranda, Luis ;

Sanchez-Macian, Alfonso ;

Antonio Maestro, Juan .

IEEE ACCESS, 2019, 7 :128153-128161

← 1 2 3 4 5 →