Analysis and Design of a 14.1-mW 50/100-GHz Transformer-Based PLL With Embedded Phase Shifter in 65-nm CMOS

被引：19

作者：

Chao, Yue ^{[1
]}

Luong, Howard C. ^{[1
]}

Hong, Zhiliang ^{[2
]}

机构：

[1] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Hong Kong, Peoples R China

[2] Fudan Univ, Dept Microelect, Shanghai 200000, Peoples R China

来源：

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 2015年 / 63卷 / 04期

关键词：

CMOS; frequency divider; millimeter-wave (mm-Wave); phase-locked loop (PLL); phase shifter; phased array; voltage-controlled oscillator (VCO);

D O I：

10.1109/TMTT.2015.2407364

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low-voltage and low-power 50/100-GHz transformer-based phase-locked loop (PLL) is implemented in a 65-nm CMOS technology. Consuming only 14.1 mW from a 0.6/1.2-V supply, the PLL measures phase noise of -90/-84 dBc/Hz at 100-kHz offset and -94/-88 dBc/Hz at 1-MHz offset at 49.7/99.4 GHz while occupying a core chip area of 0.39 mm. Moreover, with an embedded phase shifter, the PLL output phase can be shifted by a 360 degrees range with an average resolution of 3.9 and amplitude variation less than +/- 0.1 dB, which makes it suitable for phased-array transceivers.

引用

页码：1193 / 1201

页数：9

共 38 条

[1]

Tsukizawa T., Et al., A fully integrated 60GHz CMOS transceiver chipset based on WiGig/IEEE802. 11ad with built-in self calibration for mobile applications, IEEE Int. Solid-State Circuits Conf. Tech. Dig., pp. 230-231, (2013)

[2]

Lee J., Li Y., Hung M., Huang S., A Fully-integrated 77-GHz FMCW radar transceiver in 65-nm CMOS technology, IEEE J. Solid-State Circuits, 45, 12, pp. 2746-2756, (2010)

[3]

Chen P., Peng P., Kao C., Chen Y., Lee J., A 94GHz 3D image radar engine with 4TX/4RX beamforming scan technique in 65 nm CMOS, IEEE Int. Solid-State Circuits Conf. Tech. Dig., pp. 146-147, (2013)

[4]

Arbabian A., Callendar S., Kang S., Rangwala M., Niknejad A.M., A 94 GHz mm-wave-to-baseband pulsed-radar transceiver with applications in imaging and gesture recognition, IEEE J. Solid-State Circuits, 48, 4, pp. 1055-1071, (2013)

[5]

Tousi Y., Afshari E., A scalable THz 2D phased array with 17 dBm of EIRP at 338 GHz in 65 nm bulk CMOS, IEEE Int. Solid-State Circuits Conf. Tech. Dig., pp. 258-259, (2014)

[6]

Musa A., Murakami R., Sato T., Chaivipas W., Okada K., Matsuzawa A., A low phase noise quadrature injection locked frequency synthesizer for MM-wave applications, IEEE J. Solid-State Circuits, 46, 11, pp. 2635-2649, (2011)

[7]

Lee J., Liu M., Wang H., A 75-GHz phase-locked loop in 90-nm CMOS technology, IEEE J. Solid-State Circuits, 43, 6, pp. 1414-1426, (2008)

[8]

Xu Z., Gu Q.J., Wu Y., Jian H., Chang M.-C.F., A 70-78-GHz integrated CMOS frequency synthesizer for W-band satellite communications, IEEE Trans. Microw. Theory Tech., 59, 12, pp. 3206-3218, (2011)

[9]

Cao C., Ding Y., A 50-GHz phase-locked loop in 0. 13-m CMOS, IEEE J. Solid-State Circuits, 42, 8, pp. 1649-1656, (2007)

[10]

Tsai K., Liu S.I., A 43. 7 mW 96 GHz PLL in 65 nm CMOS, IEEE Int. Solid-State Circuits Conf. Tech. Dig., pp. 276-277, (2009)

← 1 2 3 4 →