Hardware architecture for real-time distance transform

被引:2
作者
Takala, JH [1 ]
Viitanen, JO [1 ]
Saarinen, JPP [1 ]
机构
[1] Tampere Univ Technol, Signal Proc Lab, FIN-33101 Tampere, Finland
来源
ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI | 1999年
关键词
D O I
10.1109/ICASSP.1999.758309
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
A distance transform (DT) converts a binary image consisting of foreground (feature) and background (non-feature) pixels into a gray level image where each pixel contains the distance from the corresponding pixel to the nearest foreground pixel. The computation of the exact Euclidean DT is computationally complex task and, therefore, approximations are typically utilized. In this paper, an area-efficient architecture for computing a DT approximation is presented. The architecture utilizes order-based encoded distance representation allowing simple bitwise operations to be used for determining the distance to the nearest foreground pixel in the constrained neighborhood. Tabulated distance values are used thus cumulative errors are avoided. Due to the simple operations realtime operation can be expected.
引用
收藏
页码:1957 / 1960
页数:4
相关论文
共 50 条
[41]   Hardware architecture design for real-time SIFT extraction with reduced memory usage [J].
Tsai, Tsung-Han ;
Wang, Rui-Zhi ;
Tung, Nai-Chieh .
MULTIMEDIA TOOLS AND APPLICATIONS, 2023, 83 (2) :6297-6317
[42]   Edge-Directed Hardware Architecture for Real-Time Disparity Map Computation [J].
Ttofis, Christos ;
Hadjitheophanous, Stavros ;
Georghiades, Athinodoros S. ;
Theocharides, Theocharis .
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (04) :690-704
[43]   Reinhardt: Real-time Reconfigurable Hardware Architecture for Regular Expression Matching in DPI [J].
Park, Taejune ;
Nam, Jaehyun ;
Na, Seung Ho ;
Chung, Jaewoong ;
Shin, Seungwon .
37TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, ACSAC 2021, 2021, :620-633
[44]   Scalable hardware architecture for disparity map computation and object location in real-time [J].
Pedro Miguel Santos ;
João Canas Ferreira ;
José Silva Matos .
Journal of Real-Time Image Processing, 2016, 11 :473-485
[45]   A dedicated hardware architecture for real-time auto-focusing using an FPGA [J].
Jin, Seunghun ;
Cho, Junguk ;
Kwon, Key Ho ;
Jeon, Jae Wook .
MACHINE VISION AND APPLICATIONS, 2010, 21 (05) :727-734
[46]   An Efficient Real-Time Hardware Architecture for Deblocking Filter in AVS3 [J].
Wang, Shaokang ;
Huang, Xiaofeng ;
Xiang, Guoqing ;
Zhu, Xizhong ;
Yang, Jiaojiao ;
Zhang, Peng ;
Jia, Huizhu ;
Xie, Xiaodong .
2023 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, ICME, 2023, :2561-2566
[47]   FAIR: A hardware architecture for real-time 3-D image registration [J].
Castro-Pareja, CR ;
Jagadeesh, JM ;
Shekhar, R .
IEEE TRANSACTIONS ON INFORMATION TECHNOLOGY IN BIOMEDICINE, 2003, 7 (04) :426-434
[48]   Enabling Real-time Network Intrusion Detection through Custom Hardware Architecture [J].
Danopoulos, Dimitrios ;
Soudris, Dimitrios .
2023 18TH INTERNATIONAL WORKSHOP ON CELLULAR NANOSCALE NETWORKS AND THEIR APPLICATIONS, CNNA 2023, 2023, :1-2
[49]   A flexible and efficient hardware architecture for real-time face recognition based on eigenface [J].
Ngo, HT ;
Gottumukkal, R ;
Asari, VK .
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, :280-281
[50]   A Hardware Architecture for Real-time Shadow Removal in High-contrast Video [J].
Verdugo, Pablo ;
Pezoa, Jorge E. ;
Figueroa, Miguel .
APPLICATIONS OF DIGITAL IMAGE PROCESSING XL, 2017, 10396