Hardware architecture for real-time distance transform

被引:2
作者
Takala, JH [1 ]
Viitanen, JO [1 ]
Saarinen, JPP [1 ]
机构
[1] Tampere Univ Technol, Signal Proc Lab, FIN-33101 Tampere, Finland
来源
ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI | 1999年
关键词
D O I
10.1109/ICASSP.1999.758309
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
A distance transform (DT) converts a binary image consisting of foreground (feature) and background (non-feature) pixels into a gray level image where each pixel contains the distance from the corresponding pixel to the nearest foreground pixel. The computation of the exact Euclidean DT is computationally complex task and, therefore, approximations are typically utilized. In this paper, an area-efficient architecture for computing a DT approximation is presented. The architecture utilizes order-based encoded distance representation allowing simple bitwise operations to be used for determining the distance to the nearest foreground pixel in the constrained neighborhood. Tabulated distance values are used thus cumulative errors are avoided. Due to the simple operations realtime operation can be expected.
引用
收藏
页码:1957 / 1960
页数:4
相关论文
共 50 条
[31]   Hardware architecture to realize multi-layer image processing in real-time [J].
Lu, Chieh-Lun ;
Fu, Li-Chen .
IECON 2007: 33RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, CONFERENCE PROCEEDINGS, 2007, :2478-2483
[32]   A Hardware Architecture for Real-Time Object Detection Using Depth and Edge Information [J].
Kyrkou, Christos ;
Ttofis, Christos ;
Theocharides, Theocharis .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (03)
[33]   FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification [J].
Qasaimeh, Murad ;
Sagahyroon, Assim ;
Shanableh, Tamer .
IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2015, 1 (01) :56-70
[34]   Hardware architecture design for real-time SIFT extraction with reduced memory usage [J].
Tsung-Han Tsai ;
Rui-Zhi Wang ;
Nai-Chieh Tung .
Multimedia Tools and Applications, 2024, 83 :6297-6317
[35]   A NOVEL REAL-TIME DEVS SIMULATION ARCHITECTURE WITH HARDWARE-IN-THE-LOOP CAPABILITIES [J].
Fernandez-Sebastian, Oscar ;
Cardenas, Roman ;
Arroba, Patricia ;
Risco-Martina, Jose L. .
2024 ANNUAL MODELING AND SIMULATION CONFERENCE, ANNSIM 2024, 2024,
[36]   Scalable hardware architecture for disparity map computation and object location in real-time [J].
Santos, Pedro Miguel ;
Ferreira, Joao Canas ;
Matos, Jose Silva .
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2016, 11 (03) :473-485
[37]   An embedded hardware architecture for real-time super-resolution in infrared cameras [J].
Redlich, Rodolfo ;
Araneda, Luis ;
Saavedra, Antonio ;
Figueroa, Miguel .
19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, :184-191
[38]   Real-Time Synchronous Hardware Architecture for MRI Images Segmentation Based on PSO [J].
Hamdaoui, Faycal ;
Sakly, Anis ;
Mtibaa, Abdellatif .
2015 4TH INTERNATIONAL CONFERENCE ON SYSTEMS AND CONTROL (ICSC), 2015, :498-503
[39]   Hardware Architecture for Real-Time Computation of Image Component Feature Descriptors on a FPGA [J].
Malik, Abdul Waheed ;
Thornberg, Benny ;
Imran, Muhammad ;
Lawal, Najeem .
INTERNATIONAL JOURNAL OF DISTRIBUTED SENSOR NETWORKS, 2014,
[40]   A Hardware Architecture for Real-Time Video Segmentation Utilizing Memory Reduction Techniques [J].
Jiang, Hongtu ;
Ardo, Hakan ;
Owall, Viktor .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2009, 19 (02) :226-236