Progress in Autonomous Fault Recovery of Field Programmable Gate Arrays

被引:24
作者
Parris, Matthew G. [1 ]
Sharma, Carthik A. [2 ]
Demara, Ronald F. [2 ]
机构
[1] NASA, NE A3, Kennedy Space Ctr, Kennedy Space Ctr, FL 32899 USA
[2] Univ Cent Florida, Sch Elect Engn & Comp Sci, Orlando, FL 32816 USA
关键词
Design; Performance; Reliability; FPGA; evolvable hardware; autonomous systems; self-test; reconfigurable architectures; METHODOLOGIES; RELIABILITY;
D O I
10.1145/1978802.1978810
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The capabilities of current fault-handling techniques for Field Programmable Gate Arrays (FPGAs) develop a descriptive classification ranging from simple passive techniques to robust dynamic methods. Fault-handling methods not requiring modification of the FPGA device architecture or user intervention to recover from faults are examined and evaluated against overhead-based and sustainability-based performance metrics such as additional resource requirements, throughput reduction, fault capacity, and fault coverage. This classification alongside these performance metrics forms a standard for confident comparisons.
引用
收藏
页数:30
相关论文
共 55 条
[1]   Online BIST and BIST-based diagnosis of FPGA logic blocks [J].
Abramovici, M ;
Stroud, CE ;
Emmert, JM .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (12) :1284-1294
[2]  
[Anonymous], RAD TOL VIRT 4 QPRO
[3]  
[Anonymous], P ACM 5 INT S FIELD
[4]  
[Anonymous], P PAR DISTR PROC S
[5]  
[Anonymous], P 20 DIG AV SYST
[6]  
[Anonymous], JPL PUBL
[7]  
[Anonymous], P IEEE INT C REC COM
[8]  
[Anonymous], P IEEE NUCL SPAC RAD
[9]  
[Anonymous], STRAT 4 DEV HDB
[10]  
[Anonymous], P 1 NASA ESA C AD HA