A Delay-Locked Loop with Digital Background Calibration

被引：6

作者：

Lin, Wei-Ming ^{[1
]}

Teng, Kuang-Fu ^{[1
]}

Liu, Shen-Iuan ^{[1
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Dept Elect Engn, Taipei 10617, Taiwan

来源：

2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) | 2009年

关键词：

CHARGE PUMP;

D O I：

10.1109/ASSCC.2009.5357157

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A delay-locked loop (DLL) with digital background calibration is presented. The static phase error of a DLL may exist owing to the current mismatch in the charge pump (CP). A digital background calibration using the time amplifier is presented. This DLL is fabricated in a CMOS 0.18 mu m technology. The measured input frequency range of this DLL is from 400MHz to 525MHz. The measured static phase error without and with calibration is 113.8ps and 27.8ps, respectively, at 525MHz. The measured peak-to-peak jitter without and with calibration is 15.56ps and 15.11ps, respectively. The power consumption is 25.2mW at 500MHz and the area is 0.85mm(2).

引用

页码：317 / 320

页数：4

共 50 条

[31] A reduced reference spur multiplying delay-locked loop
Wang, Xin Jie
Kwasniewski, Tadeusz
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (08) : 1620 - 1627
[32] MULTIFREQUENCY ZERO-JITTER DELAY-LOCKED LOOP
EFENDOVICH, A
AFEK, Y
SELLA, C
BIKOWSKY, Z
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 67 - 70
[33] Noise Immunity Modeling and Analysis of Delay-Locked Loop
Park, InYoung
Jang, IkChan
Jung, WonJoo
Kim, SoYoung
2015 IEEE 19TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2015,
[34] A Fast-Lock Low-Power Subranging Digital Delay-Locked Loop
Chen, Hsin-Shu
Lin, Jyun-Cheng
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (06) : 855 - 860
[35] An anti-boundary switching fine-resolution digital delay-locked loop
Jongsun Kim
Analog Integrated Circuits and Signal Processing, 2018, 96 : 445 - 454
[36] All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles
Wang, You-Jen
Kao, Shao-Ku
Liu, Shen-Iuan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) : 1262 - 1274
[37] A fast-locking all-digital delay-locked loop for phase/delay generation in an FPGA
Chen Zhujia
Yang Haigang
Liu Fei
Wang Yu
JOURNAL OF SEMICONDUCTORS, 2011, 32 (10)
[38] CORRELATORS WITH A PAIR OF ANALOG FILTERS FOR THE DELAY-LOCKED LOOP
LEHMANN, K
NTZ ARCHIV, 1983, 5 (05): : 157 - 164
[39] Timing Generator Using Dual Delay-Locked Loop
Hwang, Chorng-Sii
Chen, Ke-Han
Tsao, Hen-Wai
2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 428 - 430
[40] A fast-locking all-digital delay-locked loop for phase/delay generation in an FPGA
陈柱佳
杨海钢
刘飞
王瑜
半导体学报, 2011, 32 (10) : 139 - 146

← 1 2 3 4 5 →