A Delay-Locked Loop with Digital Background Calibration

被引：6

作者：

Lin, Wei-Ming ^{[1
]}

Teng, Kuang-Fu ^{[1
]}

Liu, Shen-Iuan ^{[1
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Dept Elect Engn, Taipei 10617, Taiwan

来源：

2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) | 2009年

关键词：

CHARGE PUMP;

D O I：

10.1109/ASSCC.2009.5357157

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A delay-locked loop (DLL) with digital background calibration is presented. The static phase error of a DLL may exist owing to the current mismatch in the charge pump (CP). A digital background calibration using the time amplifier is presented. This DLL is fabricated in a CMOS 0.18 mu m technology. The measured input frequency range of this DLL is from 400MHz to 525MHz. The measured static phase error without and with calibration is 113.8ps and 27.8ps, respectively, at 525MHz. The measured peak-to-peak jitter without and with calibration is 15.56ps and 15.11ps, respectively. The power consumption is 25.2mW at 500MHz and the area is 0.85mm(2).

引用

页码：317 / 320

页数：4

共 50 条

[21] A low power 100MHz all digital delay-locked loop
Kim, BS
Kim, LS
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1820 - 1823
[22] Delay-locked loop with correlation branch selection
Wilde, A
GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, : 614 - 618
[23] Delay-locked loop with generalized detector characteristic
Wilde, A
IEEE ISSSTA '96 - IEEE FOURTH INTERNATIONAL SYMPOSIUM ON SPREAD SPECTRUM TECHNIQUES & APPLICATIONS, PROCEEDINGS, VOLS 1-3, 1996, : 450 - 454
[24] THEORY AND NOISE DYNAMICS OF DELAY-LOCKED LOOP
LINDGREN, AG
PINKOS, RF
SCHUMACHER, ME
IEEE TRANSACTIONS ON GEOSCIENCE ELECTRONICS, 1970, GE 8 (01): : 30 - +
[25] A non-linearity self-calibration technique for delay-locked loop delay-lines
Baronti, F
Fanucci, L
Lunardini, D
Roncella, R
Saletti, R
IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 1007 - 1010
[26] An anti-boundary switching fine-resolution digital delay-locked loop
Kim, Jongsun
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 96 (03) : 445 - 454
[27] An all-digital delay-locked loop using a new LPF state machine
Wang, Zhijun
Liang, Liping
Wang, Xingjun
2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, 2006, : 813 - +
[28] Fault and Soft Error Tolerant Delay-Locked Loop
Yang, Jun-Yu
Huang, Shi-Yu
2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 108 - 113
[29] A Clock Generator Based on Multiplying Delay-Locked Loop
Hwang, Chorng-Sii
Chu, Ting-Li
Chen, Wen-Cheng
2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 98 - 102
[30] Multimode clock generation using delay-locked loop
Susplugas, O
Philippe, P
ELECTRONICS LETTERS, 2003, 39 (04) : 347 - 349

← 1 2 3 4 5 →