A High-On/Off-Ratio Floating-Gate Memristor Array on a Flexible Substrate via CVD-Grown Large-Area 2D Layer Stacking

被引:152
作者
Vu, Quoc An [1 ,2 ]
Kim, Hyun [1 ,2 ]
Van Luan Nguyen [1 ]
Won, Ui Yeon [3 ]
Adhikari, Subash [1 ,2 ]
Kim, Kunnyun [4 ]
Lee, Young Hee [1 ,2 ]
Yu, Woo Jong [3 ]
机构
[1] IBS, Ctr Integrated Nanostruct Phys CINAP, Suwon 16419, South Korea
[2] Sungkyunkwan Univ, Dept Energy Sci, Suwon 16419, South Korea
[3] Sungkyunkwan Univ, Dept Elect & Elect Engn, Suwon 16419, South Korea
[4] Korea Elect Technol Inst, Seongnam 13509, South Korea
关键词
flexible memristors; floating gates; graphene; heterostructures; transition-metal dichalcogenides; CHEMICAL-VAPOR-DEPOSITION; MEMORY; HETEROSTRUCTURES; PLASTICITY; SYNAPSES; FILMS; VLSI;
D O I
10.1002/adma.201703363
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Memristors such as phase-change memory and resistive memory have been proposed to emulate the synaptic activities in neuromorphic systems. However, the low reliability of these types of memories is their biggest challenge for commercialization. Here, a highly reliable memristor array using floating-gate memory operated by two terminals (source and drain) using van der Waals layered materials is demonstrated. Centimeter-scale samples (1.5 cm x 1.5 cm) of MoS2 as a channel and graphene as a trap layer grown by chemical vapor deposition (CVD) are used for array fabrication with Al2O3 as the tunneling barrier. With regard to the memory characteristics, 93% of the devices exhibit an on/off ratio of over 10(3) with an average ratio of 10(4). The high on/off ratio and reliable endurance in the devices allow stable 6-level memory applications. The devices also exhibit excellent memory durability over 8000 cycles with a negligible shift in the threshold voltage and on-current, which is a significant improvement over other types of memristors. In addition, the devices can be strained up to 1% by fabricating on a flexible substrate. This demonstration opens a practical route for next-generation electronics with CVD-grown van der Waals layered materials.
引用
收藏
页数:7
相关论文
共 27 条
[1]  
Adee S., 2009, IEEE SPECTRUM
[2]   Synaptic dynamics in analog VLSI [J].
Bartolozzi, Chiara ;
Indiveri, Giacomo .
NEURAL COMPUTATION, 2007, 19 (10) :2581-2603
[3]   Synthesis of Large-Area Graphene Layers on Poly-Nickel Substrate by Chemical Vapor Deposition: Wrinkle Formation [J].
Chae, Seung Jin ;
Guenes, Fethullah ;
Kim, Ki Kang ;
Kim, Eun Sung ;
Han, Gang Hee ;
Kim, Soo Min ;
Shin, Hyeon-Jin ;
Yoon, Seon-Mi ;
Choi, Jae-Young ;
Park, Min Ho ;
Yang, Cheol Woong ;
Pribat, Didier ;
Lee, Young Hee .
ADVANCED MATERIALS, 2009, 21 (22) :2328-+
[4]   A single-transistor silicon synapse [J].
Diorio, C ;
Hasler, P ;
Minch, A ;
Mead, CA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) :1972-1980
[5]   Seeded growth of highly crystalline molybdenum disulphide monolayers at controlled locations [J].
Han, Gang Hee ;
Kybert, Nicholas J. ;
Naylor, Carl H. ;
Lee, Bum Su ;
Ping, Jinglei ;
Park, Joo Hee ;
Kang, Jisoo ;
Lee, Si Young ;
Lee, Young Hee ;
Agarwal, Ritesh ;
Johnson, A. T. Charlie .
NATURE COMMUNICATIONS, 2015, 6
[6]   ELECTRICAL CONDUCTION THROUGH SIO FILMS [J].
HARTMAN, TE ;
BLAIR, JC ;
BAUER, R .
JOURNAL OF APPLIED PHYSICS, 1966, 37 (06) :2468-&
[7]   A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity [J].
Indiveri, G ;
Chicca, E ;
Douglas, R .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2006, 17 (01) :211-221
[8]   Nanoscale Memristor Device as Synapse in Neuromorphic Systems [J].
Jo, Sung Hyun ;
Chang, Ting ;
Ebong, Idongesit ;
Bhadviya, Bhavitavya B. ;
Mazumder, Pinaki ;
Lu, Wei .
NANO LETTERS, 2010, 10 (04) :1297-1301
[9]   A FLOATING GATE AND ITS APPLICATION TO MEMORY DEVICES [J].
KAHNG, D ;
SZE, SM .
BELL SYSTEM TECHNICAL JOURNAL, 1967, 46 (06) :1288-+
[10]   Nanoelectronic Programmable Synapses Based on Phase Change Materials for Brain-Inspired Computing [J].
Kuzum, Duygu ;
Jeyasingh, Rakesh G. D. ;
Lee, Byoungil ;
Wong, H. -S. Philip .
NANO LETTERS, 2012, 12 (05) :2179-2186