Variable-length input Huffman coding for system-on-a-chip test

被引:125
作者
Gonciari, PT [1 ]
Al-Hashimi, BM
Nicolici, N
机构
[1] Univ Southampton, Elect Syst Design Grp, Dept Elect & Comp Sci, Southampton SO17 1BJ, Hants, England
[2] McMaster Univ, Computer Aides Design & Test Res Grp, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada
关键词
automated test equipment (ATE); embedded core testing; system-onia-chip (SOC); test data compression; test resource partitioning; test set encoding; test time reduction;
D O I
10.1109/TCAD.2003.811451
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new compression method for embedded core-based system-on-a-chip test. In addition to the new compression method, this paper analyzes the three test data compression environment (TDCE) parameters: compression ratio, area overhead, and test application time, and explains the impact of the factors which influence these three parameters. The proposed method is based on a new variable-length input Huffman coding scheme, which proves to be the key element that determines all the factors that influence the TDCE parameters. Extensive experimental comparisons show that, when compared with three previous approaches [1]-[3], which reduce some test data compression environment's parameters at the expense of the others, the proposed method is capable of improving on all the three TDCE parameters simultaneously.
引用
收藏
页码:783 / 796
页数:14
相关论文
共 41 条
  • [1] Agrawal VD, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P302, DOI 10.1109/TEST.1995.529854
  • [2] [Anonymous], 1999, PROC INT TEST CONF
  • [3] BAYRAKTAROGLU I, 2001, P ACM IEEE DES AUT C, V38, P151
  • [4] BUSHNELL ML, 2000, ESENTIALS ELECT TEST
  • [5] Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding
    Chandra, A
    Chakrabarty, K
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 145 - 149
  • [6] CHANDRA A, 2001, IEEE T COMPUT AID D, V30, P113
  • [7] Enabling embedded memory diagnosis via test response compression
    Chen, JT
    Rajski, J
    Khare, J
    Kebichi, O
    Maly, W
    [J]. 19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 292 - 298
  • [8] COVER T, 1991, ELEMENTS INFORMAITON
  • [9] Reducing test data volume using external/LBIST hybrid test patterns
    Das, D
    Touba, NA
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 115 - 122
  • [10] Tailoring ATPG for embedded testing
    Dorsch, R
    Wunderlich, HJ
    [J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 530 - 537