Design techniques to reduce SET pulse widths in deep-submicron combinational logic

被引：79

作者：

Amusan, Oluwole A. ^{[1
]}

Massengill, Lloyd W. ^{[1
]}

Bhuva, Bharat L. ^{[1
]}

DasGupta, Sandeepan ^{[1
]}

Witulski, Arthur F. ^{[2
]}

Ahlbin, Jonathan R. ^{[1
]}

机构：

[1] Vanderbilt Univ, Dept Elect Engn & Comp Sci, Nashville, TN 37235 USA

[2] Vanderbilt Univ, Inst Space & Def Elect, Nashville, TN 37235 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2007年 / 54卷 / 06期

关键词：

charge collection; charge confinement; lateral parasitic bipolar; n-well collapse; n-well contact area; n-well contact location; radiation hardened by design; transistor sizing;

D O I：

10.1109/TNS.2007.907754

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Analysis of 90 nm CMOS SET response quantifies the interaction between charge collection and charge redistribution in a matched-current-drive inverter chain. It is shown that the SET pulse width difference between an n-hit and p-hit is due to parasitic bipolar amplification on the PMOS device. This difference is exploited to optimize transistor sizing and n-well contact layout for SET RHBD in combinational logic.

引用

页码：2060 / 2064

页数：5

共 50 条

[41] LASCA - Interconnect parasitic extraction tool for deep-submicron IC design
Ferreira, FK
Moraes, F
Reis, R
13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2000, : 327 - 332
[42] A thermally stable Ti-W salicide for deep-submicron logic with embedded DRAM
Fujii, K
Kikuta, K
Inoue, K
Mikagi, K
Chikaki, S
Kikkawa, T
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 451 - 454
[43] A new scheme to reduce leakage in deep-submicron cache memories with no extra dynamic consumption
Frustaci, Fabio
Corsonello, Pasquale
Perri, Stefania
Cocorullo, Giuseppe
PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 61 - +
[44] Gated-Vdd:: A circuit technique to reduce leakage in deep-submicron cache memories
Powell, M
Yang, SH
Falsafi, B
Roy, K
Vijaykumar, TN
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 90 - 95
[45] THE EFFECT OF DYNAMIC DESIGN PROCESSING FOR YIELD ENHANCEMENT IN THE FABRICATION OF DEEP-SUBMICRON MOSFETS
SITTE, R
DIMITRIJEV, S
HARRISON, HB
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (01) : 92 - 96
[46] Static timing/power analysis team up for deep-submicron design.
不详
COMPUTER DESIGN, 1996, 35 (07): : 126 - 126
[47] Power supply noise analysis methodology for deep-submicron VLSI chip design
Chen, HH
Ling, DD
DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 638 - 643
[48] An evaluation of deep-submicron CMOS design optimized for operation at 77K
Foty, D
ISIE 2005: PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS 2005, VOLS 1- 4, 2005, : 1139 - 1144
[49] The challenge of high-performance, deep-submicron design in a turnkey ASIC environment
Shepard, KL
ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 183 - 186
[50] Power supply design parameters for switching-noise control in deep-submicron circuits design flows
Graziano, M
Masera, G
Piccinini, G
Zamboni, M
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 31 (03) : 225 - 248

← 1 2 3 4 5 →