Design techniques to reduce SET pulse widths in deep-submicron combinational logic

被引：79

作者：

Amusan, Oluwole A. ^{[1
]}

Massengill, Lloyd W. ^{[1
]}

Bhuva, Bharat L. ^{[1
]}

DasGupta, Sandeepan ^{[1
]}

Witulski, Arthur F. ^{[2
]}

Ahlbin, Jonathan R. ^{[1
]}

机构：

[1] Vanderbilt Univ, Dept Elect Engn & Comp Sci, Nashville, TN 37235 USA

[2] Vanderbilt Univ, Inst Space & Def Elect, Nashville, TN 37235 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2007年 / 54卷 / 06期

关键词：

charge collection; charge confinement; lateral parasitic bipolar; n-well collapse; n-well contact area; n-well contact location; radiation hardened by design; transistor sizing;

D O I：

10.1109/TNS.2007.907754

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Analysis of 90 nm CMOS SET response quantifies the interaction between charge collection and charge redistribution in a matched-current-drive inverter chain. It is shown that the SET pulse width difference between an n-hit and p-hit is due to parasitic bipolar amplification on the PMOS device. This difference is exploited to optimize transistor sizing and n-well contact layout for SET RHBD in combinational logic.

引用

页码：2060 / 2064

页数：5

共 50 条

[31] Physical-design tool takes on deep-submicron problems
Lipman, J
EDN, 1999, 44 (01) : 16 - 16
[32] RF modeling issues of deep-submicron MOSFETs for circuit design
Cheng, YH
Schroter, M
Enz, C
Matloubian, M
Pehlke, D
1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 416 - 419
[33] Challenges to accuracy for the design of deep-submicron RF-CMOS circuits
Yoshitomi, Sadayuki
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 438 - 441
[34] Techniques for estimation of design diversity for combinational logic circuits
Mitra, S
Saxena, NR
McCluskey, EJ
INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 25 - 34
[35] An evaluation of deep-submicron CMOS design optimized for operation at 77 K
Foty, Daniel
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 49 (02) : 97 - 105
[36] An evaluation of deep-submicron CMOS design optimized for operation at 77 K
Daniel Foty
Analog Integrated Circuits and Signal Processing, 2006, 49 : 97 - 105
[37] ASIC DESIGN METHODOLOGIES CHANGE TO KEEP UP WITH DEEP-SUBMICRON GEOMETRIES
不详
COMPUTER DESIGN, 1994, 33 (11): : A16 - &
[38] On the design and fabrication of novel lateral bipolar transistor in a deep-submicron technology
Gómez, R
Bashir, R
Neudeck, GW
MICROELECTRONICS JOURNAL, 2000, 31 (03) : 199 - 205
[39] Design technology research and education for deep-submicron systems of the next century
De Man, HJ
17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 8 - 13
[40] Effect of wire delay on the design of prefix adders in deep-submicron technology
Huang, ZJ
Ercegovac, MD
CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 1713 - 1717

← 1 2 3 4 5 →