Synchronous elastic circuits with early evaluation and token counterflow

被引：27
作者：
Cortadella, Jordi [1 ]
Kishinevsky, Mike [2 ]
机构：
[1] Univ Politecn Cataluna, Barcelona, Spain
[2] Intel Corp, Strateg CAD Lab, Hillsboro, OR USA
来源：
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2007年
关键词：
elastic designs; protocols; synthesis;
D O I：
10.1109/DAC.2007.375199
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
A protocol for latency-insensitive design with early evaluation is presented. The protocol is based on a symmetric view of the system in which tokens carrying information move in the forward direction and anti-tokens canceling information move in the backward direction. An implementation of the protocol and an example illustrate the flow for converting a regular synchronous design into an elastic circuit with early evaluation.
引用
收藏
页码：416 / +
页数：2
相关论文
共 11 条
[1]  
AMPALAM M, 2006, P INT C COMP AID DES, P611
[2]  
Brej C, 2005, Ph.D. Thesis
[3]   Theory of latency-insensitive design [J].
Carloni, LP ;
McMillan, KL ;
Sangiovanni-Vincentelli, AL .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (09) :1059-1076
[4]  
CORTADELLA J, 2007, LSI0713R SYNCHR EL C
[5]   Synthesis of synchronous elastic architectures [J].
Cortadella, Jordi ;
Kishinevsky, Mike ;
Grundmann, Bill .
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, :657-+
[6]   Timing closure through a globally synchronous, timing partitioned design methodology [J].
Edman, A ;
Svensson, C .
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, :71-74
[7]  
JULVEZ J, 2006, P INT C COMP AID DES
[8]  
KISHINEVSKY MA, 1994, CONCURRENT HARDWARE
[9]   PETRI NETS - PROPERTIES, ANALYSIS AND APPLICATIONS [J].
MURATA, T .
PROCEEDINGS OF THE IEEE, 1989, 77 (04) :541-580
[10]   Early evaluation for performance enhancement in phased logic [J].
Reese, RB ;
Thornton, MA ;
Traver, C ;
Hemmendinger, D .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (04) :532-550
12