Design of IIR variable fractional delay digital filters

被引:6
|
作者
Kwan, Hon Keung [1 ]
Jiang, Aimin [1 ]
机构
[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada
关键词
D O I
10.1109/ISCAS.2007.378522
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, a novel method for designing IIR variable fractional delay (VFD) digital filters with variable and fixed denominator is presented. First of all, a peak-constrained weighted least-squares (PCWLS) method is employed to design a set of FIR fixed fractional delay (FD) filters according to given specifications. The PCWLS FUR filters are implemented by the projected least-squares (PLS) algorithm. An iterative WLS model reduction technique is utilized to design denominators, which can guarantee the stability of designed IIR VFD filter if the iteration converges. The numerator of IIR fixed FD filters can be designed by two approaches: The Approach I solves linear equations based on the orthogonality principle; and the Approach 2 formulates the numerator design problem as a standard quadratic programming (QP) problem. The coefficients of IIR fixed FD filters are finally approximated by polynomial functions of FD. Three sets of examples are given to demonstrate the effectiveness of the proposed method.
引用
收藏
页码:2714 / 2717
页数:4
相关论文
共 50 条
  • [1] Iterative Design of IIR Variable Fractional Delay Digital Filters
    Jiang, Aimin
    Kwan, Hon Keung
    2009 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2009, : 161 - 164
  • [2] An Improved Method for the Design of Variable Fractional-Delay IIR Digital Filters
    Pei, Soo-Chang
    Shyu, Jong-Jy
    Chan, Cheng-Han
    Huang, Yun-Da
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 394 - 397
  • [3] Improved Methods for the Design of Variable Fractional-Delay IIR Digital Filters
    Pei, Soo-Chang
    Shyu, Jong-Jy
    Huang, Yun-Da
    Chan, Cheng-Han
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (05) : 989 - 1000
  • [4] IIR variable fractional delay digital filter design
    Kwan, Hon Keung
    Jiang, Aimin
    Zhao, Hui
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 2018 - +
  • [5] FIR, Allpass, and IIR Variable Fractional Delay Digital Filter Design
    Kwan, Hon Keung
    Jiang, Aimin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2064 - 2074
  • [6] Design of 1-D stable variable fractional delay IIR filters
    Zhao, Hui
    Kwan, Hon Keung
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (01): : 86 - 90
  • [7] Design of 1-D stable variable fractional delay IIR filters
    Zhao, H
    Kwan, HK
    ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 517 - 520
  • [8] A new method for designing causal stable IIR variable fractional delay digital filters
    Tsui, K. M.
    Chan, S. C.
    Kwan, H. K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (11) : 999 - 1003
  • [9] Optimal design of variable fractional-delay digital filters
    Deng, TB
    ISSPA 2001: SIXTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2001, : 25 - 28
  • [10] Optimal design of variable fractional-delay digital filters
    Deng, TB
    2001 IEEE WORKSHOP ON STATISTICAL SIGNAL PROCESSING PROCEEDINGS, 2001, : 353 - 356