Power and delay optimization of domino Schmitt trigger configurations with enhanced hysteresis voltage

被引：7

作者：

Ramakrishna, S. Balaji ^{[1
]}

Madhusudhan, S. ^{[1
]}

Nikshep, B. ^{[1
]}

Naveen, B. ^{[1
]}

Teerthaprasad, H. D. ^{[1
]}

机构：

[1] Dayananda Sagar Coll Engn, Bengaluru, Karnataka, India

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2020年 / 102卷 / 01期

关键词：

CMOS; Domino logic; Power; Propagation delay; Hysteresis; Noise; Clock;

D O I：

10.1007/s10470-019-01541-8

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Intricacy and performance estimation of VLSI IC's escalates as the device dimension goes minuscule, but the performance of IC's has been improved exponentially over the years. Schmitt triggers are Bi-stable networks that have extensive application in the Field of communication and Signal processing. Dynamic logic and Domino CMOS logics in circuit design possess number of advantages to design essential logic units such as Schmitt triggers. On the other hand, Static CMOS counterparts are slower in operation and they consume more area along with short circuit power dissipation. In this work, the domino Schmitt trigger is architecturally modified to reduce power consumption and regulate hysteresis to have better noise margin. This paper presents two domino techniques based Schmitt Trigger topologies which gives low power operation and improved hysteresis width. A CMOS 22 nm library model is used for the design and results are investigated and validated.

引用

页码：53 / 61

页数：9

共 16 条

[1]

Covino J. J., 1997, U.S. Patent, Patent No. 56507333

[2] CMOS SCHMITT TRIGGER DESIGN [J].

FILANOVSKY, IM ;

BALTES, H .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1994, 41 (01) :46-49

[3]

Kader W.M., 2012, Modern Applied Science, V6, P51

[4]

Khanna B., 2018, IEEE C INT CIRC SYST

[5]

Kumar M., 2012, INT J ENG INNOV TECH, V2, P252

[6]

Moradi F., 2012, VLSI J INTEGRATION, V46, P247

[7]

Oklobdzija V. G., 1985, Proceedings of the IEEE 1985 Custom Integrated Circuits Conference (Cat. No. 85CH2157-6), P334

[8] A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates [J].

Palumbo, Gaetano ;

Pennisi, Melita ;

Alioto, Massimo .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (10) :2292-2300

[9] Analysis and Design of the Classical CMOS Schmitt Trigger in Subthreshold Operation [J].

Pasini Melek, Luiz Alberto ;

da Silva, Anselmo Luis, Jr. ;

Schneider, Marcio Cherem ;

Galup-Montoro, Carlos .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (04) :869-878

[10] CHARGE REDISTRIBUTION AND NOISE MARGINS IN DOMINO CMOS LOGIC [J].

PRETORIUS, JA ;

SHUBAT, AS ;

SALAMA, CAT .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (08) :786-793

← 1 2 →