Design and implementation of an enhanced on chip mesh router

被引：0

作者：

Langar, Manel ^{[1
]}

Bourguiba, Riad ^{[1
]}

Mouine, Jaouhar ^{[1
]}

机构：

[1] ENIT, Tunis, Tunisia

来源：

2015 IEEE 12TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD) | 2015年

关键词：

Network on Chip; Mesh; Router; Virtual channel;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we describe the design and implementation of an enhanced wormhole virtual channel on chip router. It is the basic component of a mesh network on chip, using the XY deterministic routing algorithm. It is characterized by its simple virtual channel allocation strategy which allows reducing area and power consumption. We implemented our router using Tezzaron technology to measure its performances.

引用

页数：4

共 13 条

[1] [Anonymous], TEZZ DES KIT
[2] Benini L., 2002, IEEE COMPUTER
[3] Dally W. J., 2004, Principles and Practices of Interconnection Networks
[4] VIRTUAL-CHANNEL FLOW-CONTROL
DALLY, WJ
[J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1992, 3 (02) : 194 - 205
[5] DALLY WJ, 2001, P 38 DES AUT C JUN
[6] De Micheli G., 2006, NETWORKS ON CHIPS
[7] VIRTUAL CUT-THROUGH - NEW COMPUTER-COMMUNICATION SWITCHING TECHNIQUE
KERMANI, P
KLEINROCK, L
[J]. COMPUTER NETWORKS AND ISDN SYSTEMS, 1979, 3 (04): : 267 - 286
[8] A 76.8 GB/s 46 mW Low-latency Network-on-Chip for Real-time Object Recognition Processor
Kim, Kwanho
Kim, Joo-Young
Lee, Seungjin
Kim, Minsu
Yoo, Hoi-Jun
[J]. 2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 189 - 192
[9] Mullins R, 2004, CONF PROC INT SYMP C, P188
[10] A delay model and speculative architecture for pipelined routers
Peh, LS
Dally, WJ
[J]. HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, 2001, : 255 - 266

← 1 2 →