FPGA-based hardware acceleration of electromagnetic wave reverse time migration imaging

被引:0
|
作者
Zhu, Wenzheng [1 ]
Kuang, Lei [1 ]
机构
[1] East China Normal Univ, Sch Commun & Elect Engn, Shanghai 200241, Peoples R China
基金
中国国家自然科学基金;
关键词
RTM; FDTD; Hardware Acceleration; FPGA; IMPLEMENTATION;
D O I
10.1117/12.2615764
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Electromagnetic wave reverse time migration (RTM) imaging based on finite difference time domain (FDTD) method is widely used in geological exploration. It can accurately attribute the wavefield to its true subsurface spatial location when dealing with steeply dipping structures and complex velocity models. However, the forward and backward propagation processes of RTM imaging require recording wavefield information at each time step, which causes a large number of buffer accesses to degrade the overall calculation speed. This computationally and data intensive features limits its application in more scenarios. Therefore, this paper develops the FDTD prototype accelerator based on FPGA to accelerate the forward and backward propagation process of reverse time migration imaging, and realize the hardware circuit of cross-correlation imaging conditions. The experimental results show that the forward propagation process of FPGA at a clock frequency of 100MHz is 17.384 times faster than the PC using 3.6GHz CPU, and the backward propagation process is 18.371 times faster in comparison.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] A survey of FPGA-based hardware implementation of ANNs
    Liu, JH
    Liang, DQ
    PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND BRAIN, VOLS 1-3, 2005, : 915 - 918
  • [32] Reducing Hardware in FPGA-based Mealy FSM
    Kolopienczyk, Malgorzata
    Titarenko, Larysa
    Mielcarek, Kamil
    Barkalov, Alexander
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH ENERGY PHYSICS EXPERIMENTS 2017, 2017, 10445
  • [33] An FPGA-based Coprocessor for Hash Unit Acceleration
    Fairouz, Abbas
    Khatri, Sunil P.
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 301 - 304
  • [34] FPGA-based Acceleration of Neural Network Training
    Sang, Ruoyu
    Liu, Qiang
    Zhang, Qijun
    2016 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2016,
  • [35] FPGA-Based Acceleration of Pattern Matching in YARA
    Singapura, Shreyas G.
    Yang, Yi-Hua E.
    Panangadan, Anand
    Nemeth, Tamas
    Ng, Peter
    Prasanna, Viktor K.
    APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 320 - 327
  • [36] FPGA-Based Architectures for Random Forest Acceleration
    Poorheravi, Parisa Abdolrahim
    Gaudet, Vincent
    2022 IEEE 65TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS 2022), 2022,
  • [37] FPGA-based Acceleration for Hyperspectral Image Analysis
    Pei, Songwei
    Wang, Ruonan
    Zhang, Jingdong
    Jin, Yu
    2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 324 - 327
  • [38] Hw Acceleration for FPGA-based Drive Controllers
    Ben Othman, Slim
    Ben Salem, Ahmed Karim
    Ben Saoud, Slim
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 196 - 201
  • [39] An FPGA-based acceleration method for metabolic simulation
    Osana, Y
    Fukushima, T
    Yoshimi, M
    Amano, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (08): : 2029 - 2037
  • [40] FPGA-based System for the Acceleration of Cloud Microservices
    Lallet, Julien
    Enrici, Andrea
    Saffar, Anfel
    2018 13TH IEEE INTERNATIONAL SYMPOSIUM ON BROADBAND MULTIMEDIA SYSTEMS AND BROADCASTING (BMSB), 2018,