FPGA-based hardware acceleration of electromagnetic wave reverse time migration imaging

被引:0
|
作者
Zhu, Wenzheng [1 ]
Kuang, Lei [1 ]
机构
[1] East China Normal Univ, Sch Commun & Elect Engn, Shanghai 200241, Peoples R China
基金
中国国家自然科学基金;
关键词
RTM; FDTD; Hardware Acceleration; FPGA; IMPLEMENTATION;
D O I
10.1117/12.2615764
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Electromagnetic wave reverse time migration (RTM) imaging based on finite difference time domain (FDTD) method is widely used in geological exploration. It can accurately attribute the wavefield to its true subsurface spatial location when dealing with steeply dipping structures and complex velocity models. However, the forward and backward propagation processes of RTM imaging require recording wavefield information at each time step, which causes a large number of buffer accesses to degrade the overall calculation speed. This computationally and data intensive features limits its application in more scenarios. Therefore, this paper develops the FDTD prototype accelerator based on FPGA to accelerate the forward and backward propagation process of reverse time migration imaging, and realize the hardware circuit of cross-correlation imaging conditions. The experimental results show that the forward propagation process of FPGA at a clock frequency of 100MHz is 17.384 times faster than the PC using 3.6GHz CPU, and the backward propagation process is 18.371 times faster in comparison.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] FPGA-based Hardware Accelerator for Image Reconstruction in Magnetic Resonance Imaging
    Pezzotti, Emanuele
    Iacobucci, Alex
    Nash, Gregory
    Cheema, Umer
    Vinella, Paolo
    Ansari, Rashid
    FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2017, : 293 - 293
  • [22] Reverse time migration Lamb wave imaging based on mode separation
    Zhang Hai-Yan
    Yang Jie
    Fan Guo-Peng
    Zhu Wen-Fa
    Chai Xiao-Dong
    ACTA PHYSICA SINICA, 2017, 66 (21)
  • [23] FPGA-NHAP: A General FPGA-Based Neuromorphic Hardware Acceleration Platform With High Speed and Low Power
    Liu, Yijun
    Chen, Yuehai
    Ye, Wujian
    Gui, Yu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (06) : 2553 - 2566
  • [24] Acceleration of FPGA-based ICA processor for real-time processing
    Fujio, Shunsuke
    Shiomi, Hidehisa
    Okamura, Yasuyuki
    2010 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, 2010,
  • [25] An FPGA-based Hardware Accelerator for Iris Segmentation
    Avey, Joe
    Jones, Phillip
    Zambreno, Joseph
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [26] HARDWARE REDUCTION IN FPGA-BASED MOORE FSM
    Barkalov, Alexander
    Titarenko, Larysa
    Malcheva, Raisa
    Soldatov, Kyryll
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (03)
  • [27] Protocol Aware ATE with FPGA-based Hardware
    Aggarwal, Vineet
    2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 322 - 324
  • [28] FPGA-Based Hardware Accelerator for Matrix Inversion
    Kokkiligadda V.S.K.
    Naikoti V.
    Patkotwar G.S.
    Sabat S.L.
    Peesapati R.
    SN Computer Science, 4 (2)
  • [29] Modular FPGA-Based Hardware Platform for Emulation
    Matoga, Lukasz
    Koczor, Arkadiusz
    Golek, Michal
    Zadek, Pawel
    Penkala, Piotr
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 402 - 408
  • [30] FPGA-based hardware to achieve the stereoscopic display
    Zhang Guangwei
    An Zhiyong
    Zheng Fangyin
    Zhang Weiwei
    ISTM/2007: 7TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-7, CONFERENCE PROCEEDINGS, 2007, : 1732 - 1735