FPGA-based hardware acceleration of electromagnetic wave reverse time migration imaging

被引:0
|
作者
Zhu, Wenzheng [1 ]
Kuang, Lei [1 ]
机构
[1] East China Normal Univ, Sch Commun & Elect Engn, Shanghai 200241, Peoples R China
基金
中国国家自然科学基金;
关键词
RTM; FDTD; Hardware Acceleration; FPGA; IMPLEMENTATION;
D O I
10.1117/12.2615764
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Electromagnetic wave reverse time migration (RTM) imaging based on finite difference time domain (FDTD) method is widely used in geological exploration. It can accurately attribute the wavefield to its true subsurface spatial location when dealing with steeply dipping structures and complex velocity models. However, the forward and backward propagation processes of RTM imaging require recording wavefield information at each time step, which causes a large number of buffer accesses to degrade the overall calculation speed. This computationally and data intensive features limits its application in more scenarios. Therefore, this paper develops the FDTD prototype accelerator based on FPGA to accelerate the forward and backward propagation process of reverse time migration imaging, and realize the hardware circuit of cross-correlation imaging conditions. The experimental results show that the forward propagation process of FPGA at a clock frequency of 100MHz is 17.384 times faster than the PC using 3.6GHz CPU, and the backward propagation process is 18.371 times faster in comparison.
引用
收藏
页数:6
相关论文
共 50 条
  • [11] Reverse time migration for imaging periodic obstacles with electromagnetic plane wave
    Cai, Lide
    Chen, Junqing
    JOURNAL OF INVERSE AND ILL-POSED PROBLEMS, 2024, 32 (01): : 21 - 39
  • [12] Hardware Acceleration of Image Registration Algorithm on FPGA-based Systems on Chip
    Stratakos, Ioannis
    Gourounas, Dimitrios
    Tsoutsouras, Vasileios
    Economopoulos, Theodore
    Matsopoulos, George
    Soudris, Dimitrios
    INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), 2019, : 92 - 97
  • [13] FPGA-based Hardware Acceleration for Image Copyright Protection Syetem Based on Blockchain
    Li, Wanyi
    Zhu, Yongxin
    Tian, Li
    Nan, Tianhao
    Chen, Xintong
    2020 7TH IEEE INTERNATIONAL CONFERENCE ON CYBER SECURITY AND CLOUD COMPUTING (CSCLOUD 2020)/2020 6TH IEEE INTERNATIONAL CONFERENCE ON EDGE COMPUTING AND SCALABLE CLOUD (EDGECOM 2020), 2020, : 234 - 239
  • [14] Hardware Acceleration of Deep Neural Networks for Autonomous Driving on FPGA-based SoC
    Sciangula, Gerlando
    Restuccia, Francesco
    Biondi, Alessandro
    Buttazzo, Giorgio
    2022 25TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2022, : 406 - 414
  • [15] FPGA-based hardware acceleration for local complexity analysis of massive genomic data
    Papadopoulos, Agathoklis
    Kirmitzoglou, Ioannis
    Promponas, Vasilis J.
    Theocharides, Theocharis
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (03) : 230 - 239
  • [16] OpenNoC: An Open-Source NoC Infrastructure for FPGA-Based Hardware Acceleration
    Reddy, Kuladeep Sai
    Vipin, Kizheppatt
    IEEE EMBEDDED SYSTEMS LETTERS, 2019, 11 (04) : 123 - 126
  • [17] Eliminating the Memory Bottleneck: An FPGA-based Solution for 3D Reverse Time Migration
    Fu, Haohuan
    Clapp, Robert G.
    FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 65 - 74
  • [18] Detecting DDoS Attacks within Milliseconds by Using FPGA-based Hardware Acceleration
    Nagy, Balazs
    Orosz, Peter
    Tothfalusi, Tamas
    Kovacs, Laszlo
    Varga, Pal
    NOMS 2018 - 2018 IEEE/IFIP NETWORK OPERATIONS AND MANAGEMENT SYMPOSIUM, 2018,
  • [19] FPGA-based Systems for Evolvable Hardware
    Lambert, Cyrille
    Kalganova, Tatiana
    Stomeo, Emanuele
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 12, 2006, 12 : 123 - +
  • [20] Compilation for FPGA-based reconfigurable hardware
    Cardoso, JMP
    Neto, HC
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 65 - 75