FPGA-based Hardware Accelerator for Image Reconstruction in Magnetic Resonance Imaging

被引：0
|
作者：
Pezzotti, Emanuele [1 ]
Iacobucci, Alex [1 ]
Nash, Gregory [1 ]
Cheema, Umer [1 ]
Vinella, Paolo [1 ]
Ansari, Rashid [1 ]
机构：
[1] Univ Illinois, Chicago, IL 60680 USA
来源：
FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS | 2017年
关键词：
FPGA; Hardware Acceleration; Image Processing; MRI; OpenCL;
D O I：
10.1145/3020078.3021793
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：293 / 293
页数：1
相关论文
共 50 条
  • [1] FPGA-based hardware accelerator for SENSE (a parallel MR image reconstruction method)
    Inam, Omair
    Basit, Abdul
    Qureshi, Mahmood
    Omer, Hammad
    COMPUTERS IN BIOLOGY AND MEDICINE, 2020, 117
  • [2] An FPGA-based Hardware Accelerator for Iris Segmentation
    Avey, Joe
    Jones, Phillip
    Zambreno, Joseph
    2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [3] FPGA-Based Hardware Accelerator for Matrix Inversion
    Kokkiligadda V.S.K.
    Naikoti V.
    Patkotwar G.S.
    Sabat S.L.
    Peesapati R.
    SN Computer Science, 4 (2)
  • [4] A Fast and Efficient FPGA-based Level Set Hardware Accelerator for Image Segmentation
    Liu Ye
    Xiao Jianbiao
    Wu Fei
    Chang Liang
    Zhou Jun
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (06) : 1525 - 1532
  • [5] An FPGA-based Hardware Accelerator for Simulating Spatiotemporal Neurons
    Tarawneh, Ghaith
    Read, Jenny
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 618 - 621
  • [6] Reconfigurable FPGA-based hardware accelerator for embedded DSP
    Rubin, G.
    Omieljanowicz, M.
    Petrovsky, A.
    MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems:, 2007, : 147 - 151
  • [7] An FPGA-Based Hardware Accelerator for Traffic Sign Detection
    Shi, Weijing
    Li, Xin
    Yu, Zhiyi
    Overett, Gary
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1362 - 1372
  • [8] An FPGA-based Hardware Accelerator for Scene Text Character Recognition
    de Oliveira Junior, Luiz Antonio
    Barros, Edna
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 125 - 130
  • [9] A FPGA-based Hardware Accelerator for Multiple Convolutional Neural Networks
    Yao, Yuchen
    Duan, Qinghua
    Zhang, Zhiqian
    Gao, Jiabao
    Wang, Jian
    Yang, Meng
    Tao, Xinxuan
    Lai, Jinmei
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1075 - 1077
  • [10] FPGA-based hardware accelerator for SIC in uplink NOMA networks
    Sunkaraboina, Sreenu
    Naidu, Kalpana
    TELECOMMUNICATION SYSTEMS, 2024, 86 (02) : 383 - 392
12345