Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic

被引:6
作者
Raveendran, Sithara [1 ]
Edavoor, Pranose J. [2 ]
Kumar, Y. B. Nithin [1 ]
Vasantha, M. H. [1 ]
机构
[1] Natl Inst Technol Goa, Dept Elect & Commun Engn, Farmagudi 403401, Goa, India
[2] Natl Inst Technol Goa, Dept Elect & Elect Engn, Farmagudi 403401, Goa, India
关键词
Inexact Wallace tree multipliers; Baugh-Wooley algorithm; inexact; 4; 2; compressor; reversible logic; image processing; wavelet transform; convolutional neural networks; COMPRESSORS;
D O I
10.1109/ACCESS.2021.3100892
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes an inexact Baugh-Wooley Wallace tree multiplier with novel architecture for inexact 4:2 compressor optimised for realisation using reversible logic. The proposed inexact 4:2 compressor has +/- 1 Error Distance (ED) and 12.5% Error Rate (ER). The efficacy of the proposed reversible logic based realisation of the proposed inexact 4:2 compressor and Baugh-Wooley Wallace tree multiplier is measured in scales of Gate Count (GC), Quantum Cost (QC), Garbage Output (GO) and Ancilla Input (AI). The proposed inexact 4:2 compressor is able to reduce reversible logic realisation metrics GC, QC, GO and AI by 50%, 15%, 25% and 11.11% as compared to reversible logic realisation of exact 4:2 compressor. An 8 x 8 Baugh-Wooley Wallace tree multiplier is implemented in this paper. The accuracy metrics MED and MRED are measured for the proposed multiplier and is found to be the least among existing inexact compressor based multiplier designs. MED and MRED of the proposed multiplier is 59.16 and 0.0109 respectively. The proposed multiplier is utilised in two applications 1) image processing - one level decomposition using rationalised db6 wavelet filter bank and image smoothing and 2) Convolutional Neural Networks (CNN). The efficacy of the proposed multiplier in image processing applications is estimated by measuring Structural Similarity Index Measure (SSIM) which is found to be 0.96 and 0.84 for image decomposition and smoothing respectively. In CNN based application, the efficiency is measured in scales of accuracy and is found to be 97.1%.
引用
收藏
页码:108119 / 108130
页数:12
相关论文
共 44 条
[1]   Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers [J].
Akbari, Omid ;
Kamal, Mehdi ;
Afzali-Kusha, Ali ;
Pedram, Massoud .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) :1352-1361
[2]   2 COMPLEMENT PARALLEL ARRAY MULTIPLICATION ALGORITHM [J].
BAUGH, CR .
IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (12) :1045-1047
[3]   LOGICAL REVERSIBILITY OF COMPUTATION [J].
BENNETT, CH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1973, 17 (06) :525-532
[4]  
Braun E. L., 2014, Digital computer design: logic, circuitry, and synthesis
[5]  
CAVANAGH F, 1984, DIGITAL COMPUTER ARI
[6]  
Chang CH, 2004, IEEE T CIRCUITS-I, V51, P1985, DOI [10.1109/TCSI.2004.835683, 10.1109/tcsi.2004.835683]
[7]  
Chattopadhyay A, 2016, IEEE INT SYMP CIRC S, P2294, DOI 10.1109/ISCAS.2016.7539042
[8]  
Dadda L., 1965, ALTA FREQ, V34
[9]   A Post-Synthesis Optimization Technique for Reversible Circuits Exploiting Negative Control Lines [J].
Datta, Kamalika ;
Sengupta, Indranil ;
Rahaman, Hafizur .
IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (04) :1208-1214
[10]   Approximate Multiplier Design Using Novel Dual-Stage 4:2 Compressors [J].
Edavoor, Pranose J. ;
Raveendran, Sithara ;
Rahulkar, Amol D. .
IEEE ACCESS, 2020, 8 :48337-48351