Verifying Bit-Manipulations of Floating-Point

被引:0
作者
Lee, Wonyeol [1 ]
Sharma, Rahul [1 ]
Aiken, Alex [1 ]
机构
[1] Stanford Univ, Stanford, CA 94305 USA
关键词
Verification; Floating-point; Bit-manipulation; Bit-level operation; ULP error; Absolute error; x86; binary; Binary analysis; Transcendental function;
D O I
10.1145/2908080.2908107
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Reasoning about floating-point is difficult and becomes only more so if there is an interplay between floating-point and bit-level operations. Even though real-world floating-point libraries use implementations that have such mixed computations, no systematic technique to verify the correctness of the implementations of such computations is known. In this paper, we present the first general technique for verifying the correctness of mixed binaries, which combines abstraction, analytical optimization, and testing. The technique provides a method to compute an error bound of a given implementation with respect to its mathematical specification. We apply our technique to Intel's implementations of transcendental functions and prove formal error bounds for these widely used routines.
引用
收藏
页码:70 / 84
页数:15
相关论文
共 50 条
  • [41] Floating-Point Exponentiation Units for Reconfigurable Computing
    de Dinechin, Florent
    Echeverria, Pedro
    Lopez-Vallejo, Marisa
    Pasca, Bogdan
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2013, 6 (01)
  • [42] Deciding Floating-Point Logic with Systematic Abstraction
    Haller, Leopold
    Griggio, Alberto
    Brain, Martin
    Kroening, Daniel
    PROCEEDINGS OF THE 12TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2012), 2012, : 131 - 140
  • [43] Lossless compression of predicted floating-point geometry
    Isenburg, M
    Lindstrom, P
    Snoeyink, J
    COMPUTER-AIDED DESIGN, 2005, 37 (08) : 869 - 877
  • [44] An optimized floating-point matrix multiplication on FPGA
    Zhang, T., 1832, Asian Network for Scientific Information (12): : 1832 - 1838
  • [45] Reducing the mean latency of floating-point addition
    Oberman, SF
    Flynn, MJ
    THEORETICAL COMPUTER SCIENCE, 1998, 196 (1-2) : 201 - 214
  • [46] A Parameterized Floating-Point Formalizaton in HOL Light
    Jacobsen, Charles
    Solovyev, Alexey
    Gopalakrishnan, Ganesh
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2015, 317 : 101 - 107
  • [47] Computing floating-point logarithms with fixed-point operations
    Le Maire, Julien
    Brunie, Nicolas
    de Dinechin, Florent
    Muller, Jean-Michel
    2016 IEEE 23nd Symposium on Computer Arithmetic (ARITH), 2016, : 156 - 163
  • [48] Optimizing Exponent Bias for Sub-8bit Floating-Point Inference of Fine-tuned Transformers
    Lee, Janghwan
    Choi, Jungwook
    2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA, 2022, : 98 - 101
  • [49] FP-BMAC: Efficient Approximate Floating-Point Bit-Parallel MAC Processor using IMC
    Gajawada, Saketh
    Gupta, Aryan
    Prasad, Kailash
    Mekie, Joycee
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 241 - 246
  • [50] Fast, Efficient Floating-Point Adders and Multipliers for FPGAs
    Hemmert, K. Scott
    Underwood, Keith D.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2010, 3 (03)