Verifying Bit-Manipulations of Floating-Point

被引:0
|
作者
Lee, Wonyeol [1 ]
Sharma, Rahul [1 ]
Aiken, Alex [1 ]
机构
[1] Stanford Univ, Stanford, CA 94305 USA
关键词
Verification; Floating-point; Bit-manipulation; Bit-level operation; ULP error; Absolute error; x86; binary; Binary analysis; Transcendental function;
D O I
10.1145/2908080.2908107
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Reasoning about floating-point is difficult and becomes only more so if there is an interplay between floating-point and bit-level operations. Even though real-world floating-point libraries use implementations that have such mixed computations, no systematic technique to verify the correctness of the implementations of such computations is known. In this paper, we present the first general technique for verifying the correctness of mixed binaries, which combines abstraction, analytical optimization, and testing. The technique provides a method to compute an error bound of a given implementation with respect to its mathematical specification. We apply our technique to Intel's implementations of transcendental functions and prove formal error bounds for these widely used routines.
引用
收藏
页码:70 / 84
页数:15
相关论文
共 50 条
  • [21] Reconfigurable Custom Floating-Point Instructions
    Jin, Zhanpeng
    Pittman, Richard Neil
    Forin, Alessandro
    FPGA 10, 2010, : 287 - 287
  • [22] Automatic Detection of Floating-Point Exceptions
    Barr, Earl T.
    Thanh Vo
    Vu Le
    Su, Zhendong
    ACM SIGPLAN NOTICES, 2013, 48 (01) : 549 - 560
  • [23] Unum: Adaptive Floating-Point Arithmetic
    Morancho, Enric
    19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 651 - 656
  • [24] A Flexible Floating-Point Wavelet Processor
    Guntoro, Andre
    Glesner, Manfred
    SITIS 2008: 4TH INTERNATIONAL CONFERENCE ON SIGNAL IMAGE TECHNOLOGY AND INTERNET BASED SYSTEMS, PROCEEDINGS, 2008, : 403 - 410
  • [25] Floating-Point FPGA: Architecture and Modeling
    Ho, Chun Hok
    Yu, Chi Wai
    Leong, Philip
    Luk, Wayne
    Wilton, Steven J. E.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (12) : 1709 - 1718
  • [26] Dynamic floating-point cancellation detection
    Lam, Michael O.
    Hollingsworth, Jeffrey K.
    Stewart, G. W.
    PARALLEL COMPUTING, 2013, 39 (03) : 146 - 155
  • [27] Floating-point divider design for FPGAs
    Hemmert, K. Scott
    Underwood, Keith D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (01) : 115 - 118
  • [28] Sinking Point: Dynamic Precision Tracking for Floating-Point
    Zorn, Bill
    Grossman, Dan
    Tatlock, Zach
    CONFERENCE FOR NEXT GENERATION ARITHMETIC 2019 (CONGA), 2019,
  • [29] Efficient Floating-Point Givens Rotation Unit
    Hormigo, Javier
    Munoz, Sergio D.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (05) : 2419 - 2442
  • [30] Tunable Floating-Point for Artificial Neural Networks
    Franceschi, Marta
    Nannarelli, Alberto
    Valle, Maurizio
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 289 - 292