Verifying Bit-Manipulations of Floating-Point

被引:0
|
作者
Lee, Wonyeol [1 ]
Sharma, Rahul [1 ]
Aiken, Alex [1 ]
机构
[1] Stanford Univ, Stanford, CA 94305 USA
关键词
Verification; Floating-point; Bit-manipulation; Bit-level operation; ULP error; Absolute error; x86; binary; Binary analysis; Transcendental function;
D O I
10.1145/2908080.2908107
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Reasoning about floating-point is difficult and becomes only more so if there is an interplay between floating-point and bit-level operations. Even though real-world floating-point libraries use implementations that have such mixed computations, no systematic technique to verify the correctness of the implementations of such computations is known. In this paper, we present the first general technique for verifying the correctness of mixed binaries, which combines abstraction, analytical optimization, and testing. The technique provides a method to compute an error bound of a given implementation with respect to its mathematical specification. We apply our technique to Intel's implementations of transcendental functions and prove formal error bounds for these widely used routines.
引用
收藏
页码:70 / 84
页数:15
相关论文
共 50 条
  • [1] The pitfalls of verifying floating-point computations
    Monniaux, David
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 2008, 30 (03):
  • [2] Verifying floating-point programs with constraint programming and abstract interpretation techniques
    Ponsini, Olivier
    Michel, Claude
    Rueher, Michel
    AUTOMATED SOFTWARE ENGINEERING, 2016, 23 (02) : 191 - 217
  • [3] Building Better Bit-Blasting for Floating-Point Problems
    Brain, Martin
    Schanda, Florian
    Sun, Youcheng
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PT I, 2019, 11427 : 79 - 98
  • [4] The design of a32bit floating-point RISC microprocessor
    Qian, G
    Li, L
    Shen, XB
    Xu, Q
    Zhao, N
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 760 - 764
  • [5] ARE IEEE 754 32-BIT AND 64-BIT BINARY FLOATING-POINT ACCURATE ENOUGH?
    Hutabarat, Bernaridho
    Purnama, I. Ketut Eddy
    Hariadi, Mochamad
    Purnomo, Mauridhi Hery
    MAKARA JOURNAL OF TECHNOLOGY, 2011, 15 (01): : 68 - 74
  • [6] Accurate Floating-point Operation using Controlled Floating-point Precision
    Zaki, Ahmad M.
    Bahaa-Eldin, Ayman M.
    El-Shafey, Mohamed H.
    Aly, Gamal M.
    2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 696 - 701
  • [7] Accurate Low-Bit Length Floating-Point Arithmetic with Sorting Numbers
    Dehghanpour, Alireza
    Kordestani, Javad Khodamoradi
    Dehyadegari, Masoud
    NEURAL PROCESSING LETTERS, 2023, 55 (09) : 12061 - 12078
  • [8] Accurate Low-Bit Length Floating-Point Arithmetic with Sorting Numbers
    Alireza Dehghanpour
    Javad Khodamoradi Kordestani
    Masoud Dehyadegari
    Neural Processing Letters, 2023, 55 : 12061 - 12078
  • [9] Rapid application specific floating-point unit generation with bit-alignment
    Chong, Yee Jern
    Pararneswaran, Sri
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 62 - 67
  • [10] Hardware Implementation of 24-bit Vedic Multiplier in 32-bit Floating-Point Divider
    Hanuman, C. R. S.
    Kamala, J.
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE), 2018, : 60 - 64