Study on oxynitride buffer layers in HfO2 metal-insulator-semiconductor structures for improving metal-insulator-semiconductor field-effect transistor performance

被引:6
作者
Ota, H
Yasuda, N
Yasuda, T
Morita, Y
Miyata, N
Tominaga, K
Kadoshima, M
Migita, S
Nabatame, T
Toriumi, A
机构
[1] Natl Ind Adv Ind Sci & Technol AIST, Adv Semicond Res Ctr, MIRAI, Tsukuba, Ibaraki 3058569, Japan
[2] Asooc Super Adv Elect Technol, MIRAI, Tsukuba, Ibaraki 3058569, Japan
[3] Univ Tokyo, Sch Engn, Dept Mat Engn, Tokyo 1138656, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2005年 / 44卷 / 4A期
关键词
high-k dielectrics; HfO2; buffer layer; nitridation; oxynitridation; mobility;
D O I
10.1143/JJAP.44.1698
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this study, we investigate effects of various buffer layers on the electrical properties of HfO2 metal-insulator-semiconductor (MIS) structures under fixed conditions for HfO2 deposition and postdeposition annealing. The buffer layers are prepared using several processes including oxidation, oxynitridation and nitridation. The equivalent oxide thickness (EOT), the flat-band voltage and the flat-band voltage hysteresis of the HfO2 MIS structures depend on the nitrogen density per unit area in oxynitride buffer layers. We reveal that the increase of EOT due to postcleposition annealing is suppressed by a certain amount of nitrogen density in oxynitride buffer layers. Based on the results, we propose an engineering methodology for the nitrogen composition and the physical thickness of the oxynitride buffer layers so as to obtain a high-performance MIS field-effect transistors.
引用
收藏
页码:1698 / 1703
页数:6
相关论文
共 11 条
[1]   High-quality ultra-thin HfO2 gate dielectric MOSFETs with TaN electrode and nitridation surface preparation [J].
Choi, R ;
Kang, CS ;
Lee, BH ;
Onishi, K ;
Nieh, R ;
Gopalan, S ;
Dharmarajan, E ;
Lee, JC .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :15-16
[2]   Analysis of tunnel current through ultrathin gate oxides [J].
Fukuda, M ;
Mizubayashi, W ;
Kohno, A ;
Miyazaki, S ;
Hirose, M .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1998, 37 (12B) :L1534-L1536
[3]  
*INT SEMATECH, 2004, INT TECHN ROADM SEM
[4]  
Lee CK, 2000, IEEE POWER ELECTRON, P27, DOI 10.1109/PESC.2000.878794
[5]  
Matsushita D, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P172
[6]  
OTA H, 2002, 2002 INT C SOL STAT, P30
[7]  
Sekine K, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P103
[8]   PROPERTIES OF SEMICONDUCTOR SURFACE INVERSION LAYERS IN ELECTRIC QUANTUM LIMIT [J].
STERN, F ;
HOWARD, WE .
PHYSICAL REVIEW, 1967, 163 (03) :816-&
[9]   QUANTITATIVE UNDERSTANDING OF INVERSION-LAYER CAPACITANCE IN SI MOSFETS [J].
TAKAGI, S ;
TORIUMI, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (12) :2125-2130
[10]  
YASUDA N, 2001, 2001 INT C SOL STAT, P486