Reduction in area-specific on-resistance with vertical stepped doped high-k VDMOS

被引:3
|
作者
Parmar, Onika [1 ]
Gupta, Namrata [1 ]
Naugarhiya, Alok [1 ]
机构
[1] Natl Inst Technol Raipur, Dept Elect & Telecommun, Raipur, Chhattisgarh, India
关键词
area-specific ON-resistance; breakdown voltage; dielectric; high-k VDMOS; power device; HIGH-VOLTAGE; POWER MOSFET; DESIGN;
D O I
10.1002/jnm.2979
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, a novel high-k VDMOS with vertical stepped doping profile is presented. It possesses lower area specific on-resistance (RonA) in comparing to the conventional structure while the blocking capacity remains unaltered. Hence, the trade-off between the breakdown voltage and RonA is optimized as well as area specific on-resistance is reduced from 68% to 27%. The proposed structure shows analogous behavior as conventional structure with improved current driving capability from 42% to 24%. Thus, it exhibits improved device characteristics and possesses enhanced figure of merits than conventional structure.
引用
收藏
页数:8
相关论文
共 31 条
  • [1] Ultralow specific ON-resistance high-k LDMOS with vertical field plate
    Lijuan Wu
    Limin Hu
    Lin Zhu
    Hang Yang
    Bing Lei
    Haiqing Xie
    Journal of Semiconductors, 2018, (10) : 57 - 61
  • [2] Ultralow specific ON-resistance high-k LDMOS with vertical field plate
    Lijuan Wu
    Limin Hu
    Lin Zhu
    Hang Yang
    Bing Lei
    Haiqing Xie
    Journal of Semiconductors, 2018, 39 (10) : 57 - 61
  • [3] Ultralow specific ON-resistance high-k LDMOS with vertical field plate
    Wu, Lijuan
    Hu, Limin
    Zhu, Lin
    Yang, Hang
    Lei, Bing
    Xie, Haiqing
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (10)
  • [4] Ultralow Specific On-Resistance Superjunction Vertical DMOS With High-K Dielectric Pillar
    Luo, Xiaorong
    Jiang, Y. H.
    Zhou, K.
    Wang, P.
    Wang, X. W.
    Wang, Q.
    Yao, G. L.
    Zhang, B.
    Li, Z. J.
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (07) : 1042 - 1044
  • [5] Stepped Doped High k VDMOS: Switching Characteristics
    Shukla, Shaivya
    Parmar, Onika
    Rajput, Amit Singh
    Mishra, Zeesha
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2023, 220 (15):
  • [6] GaN/Si Heterojunction VDMOS with High Breakdown Voltage and Low Specific On-Resistance
    Yang, Xin
    Duan, Baoxing
    Yang, Yintang
    MICROMACHINES, 2023, 14 (06)
  • [7] Novel high-K with low specific on-resistance high voltage lateral double-diffused MOSFET
    Wu, Li-Juan
    Zhang, Zhong-Jie
    Song, Yue
    Yang, Hang
    Hu, Li-Min
    Yuan, Na
    CHINESE PHYSICS B, 2017, 26 (02)
  • [8] Modeling Power Vertical High-k MOS Device With Interface Charges via Superposition Methodology-Breakdown Voltage and Specific ON-Resistance
    Wang, Zhigang
    Wang, Xi
    Kuo, James B.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (11) : 4947 - 4954
  • [9] Ultralow ON-Resistance SOI LDMOS With Three Separated Gates and High-k Dielectric
    Luo, Xiaorong
    Lv, Mengshan
    Yin, Chao
    Wei, Jie
    Zhou, Kun
    Zhao, Zheyan
    Sun, Tao
    Zhang, Bo
    Li, Zhaoji
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (09) : 3804 - 3807
  • [10] Analysis of the specific on-resistance of vertical high-voltage DMOSFETs on SOI
    Heinle, U
    Olsson, J
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) : 1416 - 1419