A two-dimensional analytical subthreshold behavior analysis including hot-carrier effect for nanoscale Gate Stack Gate All Around (GASGAA) MOSFETs

被引:33
作者
Abdi, M. A. [1 ]
Djeffal, F. [1 ]
Dibi, Z. [1 ]
Arar, D. [1 ]
机构
[1] Univ Batna, LEA, Dept Elect, Batna 05000, Algeria
关键词
Nanoscale; MOSFET; Hot-carrier; Degradation; Subthreshold current; MODEL; DEGRADATION; NMOSFETS;
D O I
10.1007/s10825-010-0329-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Gate All Around (GAA) MOSFET is considered as one of the most promising devices for downscaling below 50 nm. By surrounding the channel completely, the gate gains increased electrostatic control of the channel and short-channel-effects (SCEs) can be drastically suppressed. However, challenges still remain to resolve the important issues particularly concerning hot-carrier reliability and accurate device models for nanoscale circuit designs. Hot-carrier effects have been the major issues in the long-term stability of subthreshold performances in a nanoscale MOS transistor. In this paper we present a two-dimensional analytical analysis of the subthreshold behavior, subthreshold current and subthreshold swing, including the interfacial hot-carrier effects. The calculated results of the proposed approach match well with those of the 2-D numerical device simulator. The present work provides valuable design insights in the performance of nanoscale CMOS-based devices including hot-carrier degradation effects.
引用
收藏
页码:179 / 185
页数:7
相关论文
共 14 条
[1]   Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap states [J].
Abdi, M. A. ;
Djeffal, F. ;
Arar, D. ;
Hafiane, M. L. .
JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2008, 19 (Suppl 1) :S248-S253
[2]  
[Anonymous], 2008, ATL US MAN
[3]   Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J].
Auth, CP ;
Plummer, JD .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :74-76
[4]   A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs [J].
Chen, Q ;
Agrawal, B ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) :1086-1090
[5]   Experimental determination of threshold voltage shifts due to quantum mechanical effects in MOS electron and hole inversion layers [J].
Chindalore, G ;
Hareland, SA ;
Jallepalli, S ;
Tasch, AF ;
Maziar, CM ;
Chia, VKF ;
Smith, S .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) :206-208
[6]   Analytical Model of Subthreshold Current and Slope for Asymmetric 4-T and 3-T Double-Gate MOSFETs [J].
Dey, Aritra ;
Chakravorty, Anjan ;
DasGupta, Nandita ;
DasGupta, Amitava .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (12) :3442-3449
[7]   Analytical predictive modeling for the study of the scalability limits of multiple gate MOSFETs [J].
El-Hamid, Hamdy Abd ;
Roig, Jaume ;
Iniguez, Benjamin .
SOLID-STATE ELECTRONICS, 2007, 51 (03) :414-422
[8]   Universal potential model in tied and separated double-gate MOSFETs with consideration of symmetric and asymmetric structure [J].
Han, Jin-Woo ;
Kim, Chung-Jin ;
Choi, Yang-Kyu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) :1472-1479
[9]   An analytical threshold voltage model of NMOSFETs with hot-carrier induced interface charge effect [J].
Ho, CS ;
Huang, KY ;
Tang, M ;
Liou, JJ .
MICROELECTRONICS RELIABILITY, 2005, 45 (7-8) :1144-1149
[10]   PHYSICAL MODEL OF DRAIN CONDUCTANCE, GD, DEGRADATION OF NMOSFETS DUE TO INTERFACE STATE GENERATION BY HOT-CARRIER INJECTION [J].
KURACHI, I ;
HWANG, N ;
FORBES, L .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (06) :964-969