Dual T-Type Four-Level Converter

被引:34
作者
Chen, Jianfei [1 ]
Wang, Caisheng [1 ]
机构
[1] Wayne State Univ, Dept Elect & Comp Engn, Detroit, MI 48202 USA
关键词
Four-level; T-type; variable-carrier; voltage-balance; VOLTAGE; DESIGN;
D O I
10.1109/TPEL.2019.2957699
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter proposes a three-phase dual T-type four-level converter topology that consists of two T-type networks per phase leg. The proposed converter has only six power switches per phase leg without any clamping diodes or flying capacitors. Besides, it is a flexible topology as there are several bidirectional switch alternatives that can be used for the proposed converter. As for the common severe voltage imbalance issue of the proposed topology and other four-level converters with three series-connected capacitors, the voltage imbalance mechanism is first revealed, and then a variable-carrier based voltage-balance control method is proposed. It aims at controlling the middle capacitor voltage at 1/3 of the full dc-link voltage and the upper and lower capacitor voltages are automatically balanced. Experimental results have been carried out to verify the proposed topology and the proposed variable-carrier based voltage-balance control method.
引用
收藏
页码:5594 / 5600
页数:7
相关论文
共 15 条
[1]   Nested Multilevel Topologies [J].
dos Santos, Euzeli Cipriano ;
Gonzaga Muniz, Joao Helder ;
Cabral da Silva, Edison Roberto ;
Jacobina, Cursino Brandao .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (08) :4058-4068
[2]  
Hajirayat A., 2016, P INT C MAN AUT ROB, P1
[3]   Topology, Efficiency Analysis, and Control of a Four-Level π -Type Converter [J].
Jin, Bosen ;
Yuan, Xibo .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2019, 7 (02) :1044-1059
[4]   A New Nested Neutral Point-Clamped (NNPC) Converter for Medium-Voltage (MV) Power Conversion [J].
Narimani, Mehdi ;
Wu, Bin ;
Cheng, Zhongyuan ;
Zargari, Navid Reza .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) :6375-6382
[5]   A novel four-level voltage source inverter - Influence of switching strategies on the distribution of power losses [J].
Perantzakis, George S. ;
Xepapas, Fotis H. ;
Manias, Stefanos N. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2007, 22 (01) :149-159
[6]   Voltage-balance limits in four-level diode-clamped converters with passive front ends [J].
Pou, J ;
Pindado, R ;
Boroyevich, D .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (01) :190-196
[7]   Comparative Evaluation of Advanced Three-Phase Three-Level Inverter/Converter Topologies Against Two-Level Systems [J].
Schweizer, Mario ;
Friedli, Thomas ;
Kolar, Johann W. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (12) :5515-5527
[8]   Design and Implementation of a Highly Efficient Three-Level T-Type Converter for Low-Voltage Applications [J].
Schweizer, Mario ;
Kolar, Johann W. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (02) :899-907
[9]   Carrier-Based Stair Edge PWM (SEPWM) for Capacitor Balancing in Multilevel Converters With Floating Capacitors [J].
Tian, Hao ;
Li, Yun Wei .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2018, 54 (04) :3440-3452
[10]   A Capacitor Voltage-Balancing Method for Nested Neutral Point Clamped (NNPC) Inverter [J].
Tian, Kai ;
Wu, Bin ;
Narimani, Mehdi ;
Xu, Dewei ;
Cheng, Zhongyuan ;
Zargari, Navid Reza .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (03) :2575-2583