Low temperature InP/Si wafer bonding

被引:38
|
作者
Tong, QY
Gan, Q
Hudson, G
Fountain, G
Enquist, P
机构
[1] Ziptronix Inc, Morrisville, NC 27560 USA
[2] Res Triangle Inst, Wafer Bonding Lab, Res Triangle Pk, NC 27709 USA
关键词
D O I
10.1063/1.1644615
中图分类号
O59 [应用物理学];
学科分类号
摘要
An oxide-free, covalently bonded interface of InP/silicon wafer pairs has been realized at low temperature by B2H6 plasma treatment of bonding surfaces in the reactive ion etch mode followed by a HF dip and room temperature bonding in air. The bonding energy reaches InP fracture surface energy of 630 mJ/m(2) at 200 degreesC. A total B-doped amorphous layer of about 15 Angstrom with peak concentration of similar to2x10(20) cm(-3) was detected at the bonding interface. The release of hydrogen at low temperature from B-H complexes and subsequent absorption of the atomic hydrogen by the amorphous layer at the bonding interface is most likely responsible for the enhanced bonding energy. (C) 2004 American Institute of Physics.
引用
收藏
页码:732 / 734
页数:3
相关论文
共 50 条
  • [1] Low temperature InP/Si wafer bonding using boride treated surface
    Huang, Hui
    Ren, Xiaomin
    Wang, Wenjuan
    Song, Hailan
    Wang, Qi
    Cai, Shiwei
    Huang, Yongqing
    APPLIED PHYSICS LETTERS, 2007, 90 (16)
  • [2] Plasma-assisted InP-to-Si low temperature wafer bonding
    Pasquariello, D
    Hjort, K
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2002, 8 (01) : 118 - 131
  • [3] Si layer transfer to InP substrate using low-temperature wafer bonding
    Arokiaraj, J.
    Tripathy, S.
    Vicknesh, S.
    Chua, S. J.
    APPLIED SURFACE SCIENCE, 2006, 253 (03) : 1243 - 1246
  • [4] ATOMIC LEVEL INP/SI WAFER-SCALE DIRECT BONDING IN LOW TEMPERATURE
    Zhang, Xuan Xiong
    2017 PAN PACIFIC MICROELECTRONICS SYMPOSIUM (PAN PACIFIC), 2017,
  • [5] Low temperature InP layer transfer onto Si by helium implantation and direct wafer bonding
    Singh, R.
    Radu, I.
    Scholz, R.
    Himcinschi, C.
    Goesele, U.
    Christiansen, S. H.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (09) : 1311 - 1314
  • [6] Low-temperature direct wafer bonding of GaAs/InP
    Xie, Sheng
    Chen, Songyan
    Guo, Weilian
    Mao, Whong
    SUPERLATTICES AND MICROSTRUCTURES, 2009, 45 (02) : 47 - 53
  • [7] Low temperature GaAs/Si direct wafer bonding
    Alexe, M
    Dragoi, V
    Reiche, M
    Gösele, U
    ELECTRONICS LETTERS, 2000, 36 (07) : 677 - 678
  • [8] Low-temperature Au/Si wafer bonding
    Jing, E.
    Xiong, B.
    Wang, Y.
    ELECTRONICS LETTERS, 2010, 46 (16) : 1143 - U72
  • [9] Bonding temperature dependence of GaInAsP/InP wafer grown on directly bonded InP/Si substrate
    Aikawa, Masaki
    Nishiyama, Tetsuo
    Onuki, Yuya
    Kamada, Naoki
    Han, Xu
    Periyanayagam, Gandhi Kallarasan
    Uchida, Kazuki
    Sugiyama, Hirokazu
    Hayasaka, Natsuki
    Shimomura, Kazuhiko
    2017 5TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2017, : 75 - 75
  • [10] Low-temperature Au-Si wafer bonding
    Jing, Errong
    Xiong, Bin
    Wang, Yuelin
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2010, 20 (09)