On the mitigation of Hardware Trojan attacks in embedded processors by exploiting a Hardware-based obfuscator

被引:0
|
作者
Marcelli, Andrea [1 ]
Sanchez, Ernesto [1 ]
Sasselli, Luca [1 ]
Squillero, Giovanni [1 ]
机构
[1] Politecn Torino, DAUIN, Corso Duca Abruzzi 24, I-10129 Turin, Italy
来源
2018 IEEE 3RD INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW) | 2018年
关键词
Hardware security; Hardware Trojan Horse; Hardware-based obfuscator; Embedded system; Pipelined processor core; ENCRYPTION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to the complexity of digital circuits manufacturing, nowadays most semi-conductor companies outsource part of the fabrication process, reducing both the production costs and the time-to-market. However, as untrusted parties are involved in the production-chain, new security risks arise, and the threat of Hardware Trojans is a serious concern for the producers of embedded devices. In this paper, we propose an on-chip software obfuscator aiming to reduce the activation probability of malicious components through software. Using a completely transparent hardware based solution, with a limited hardware and time overhead, the sequence of instructions is modified, eventually defusing Trojan activation sequences, yet guaranteeing the original functionalities. The methodology was implemented in a modified version of the OR1200 processor core, using a set of programs from the MiBench test suit, to demonstrate the method suitability.
引用
收藏
页码:31 / 37
页数:7
相关论文
共 50 条
  • [1] Hardware Trojan Attacks in Embedded Memory
    Hoque, Tamzidul
    Wang, Xinmu
    Basak, Abhishek
    Karam, Robert
    Bhunia, Swamp
    2018 IEEE 36TH VLSI TEST SYMPOSIUM (VTS 2018), 2018,
  • [2] On the Feasibility of Training-time Trojan Attacks through Hardware-based Faults in Memory
    Cai, Kunbei
    Zhang, Zhenkai
    Yao, Fan
    2022 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2022, : 133 - 136
  • [3] Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing
    Raparti, Venkata Yaswanth
    Pasricha, Sudeep
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [4] HARDWARE-BASED VIRTUALIZATION EASES DESIGN WITH MULTICORE PROCESSORS
    Sathe, Satish
    EDN, 2011, 56 (02) : 28 - +
  • [5] Hardware-Based WebAssembly Accelerator for Embedded System
    Kim, Jinyeol
    Kim, Raehyeong
    Oh, Jongwon
    Lee, Seung Eun
    ELECTRONICS, 2024, 13 (20)
  • [6] Hardware-Based Generation of Independent Subtraces of Instructions in Clustered Processors
    Ubal, Rafael
    Sahuquillo, Julio
    Petit, Salvador
    Lopez, Pedro
    Duato, Jose
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (05) : 944 - 955
  • [7] On Hardware-based Fault-Handling In Dynamically Scheduled Processors
    Muehlbauer, Felix
    Schroeder, Lukas
    Schoelzel, Mario
    2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS), 2017, : 201 - 206
  • [8] Lightweight Hardware-Based Memory Protection Mechanism on IoT Processors
    Chi, Hung-Yao
    Lee, Kuen-Jong
    Jao, Tzu-Chun
    2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, : 13 - 18
  • [9] Tango: A hardware-based data prefetching technique for superscalar processors
    Pinter, SS
    Yoaz, A
    PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, 1996, : 214 - 225
  • [10] Hardware Trojan Mitigation in Pipelined MPSoCs
    Malekpour, Amin
    Ragel, Roshan
    Li, Tuo
    Javaid, Haris
    Ignjatovi, Aleksandar
    Parameswaran, Sri
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (01)