A Parallel Branch-and-Cut Approach for Detailed Placement

被引:10
作者
Cauley, Stephen [1 ]
Balakrishnan, Venkataramanan [1 ]
Hu, Y. Charlie [1 ]
Koh, Cheng-Kok [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Algorithms; Theory; Parallel; MIP; detailed placement;
D O I
10.1145/1929943.1929950
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We introduce a technique that utilizes distributing computing resources for the efficient optimization of a traditional physical design problem. Specifically, we present a detailed placement strategy designed to exploit distributed computing environments, where the additional computing resources are employed in parallel to improve the optimization time. A Mixed Integer Programming (MIP) model and branch-and-cut optimization strategy are employed to solve the standard cell placement problem. By exploiting the problem structure, our algorithm improves upon the solutions afforded by existing optimization algorithms. First, an efficient batch-branching technique can eliminate several integer decision variables during each step of the optimization procedure. This batch-branching scheme can be performed serially or in parallel. In addition, custom cutting-planes are shown to significantly reduce the run time for optimizations as they efficiently refine the feasible region in order to quickly produce integer solutions. Our serial branch-and-cut strategies allow for significant reductions in wirelength, relative to the state-of-the-art commercial software package CPLEX, assuming a fixed allotment of time. Furthermore, we show that distributed computing resources can be used to significantly reduce the time required to achieve reductions in wirelength.
引用
收藏
页数:19
相关论文
共 14 条
[1]  
[Anonymous], 1995, 9505 DIMACS
[2]  
[Anonymous], 2004, P INT S PHYS DESIGN
[3]  
Chan T., 2005, P ISPD, P185
[4]  
Chan T. R., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P212, DOI 10.1145/1123008.1123055
[5]   NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints [J].
Chen, Tung-Chieh ;
Jiang, Zhe-Wei ;
Hsu, Tien-Chang ;
Chen, Hsin-Chen ;
Chang, Yao-Wen .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (07) :1228-1240
[6]  
Kahng A. B., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P218, DOI 10.1145/1123008.1123057
[7]   PLACEMENT BY SIMULATED ANNEALING ON A MULTIPROCESSOR [J].
KRAVITZ, SA ;
RUTENBAR, RA .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (04) :534-549
[8]   Routability-driven placement and white space allocation [J].
Li, Chen ;
Xie, Min ;
Koh, Cheng-Kok ;
Cong, Jason ;
Madden, Patrick H. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (05) :858-871
[9]   Optimal placement by branch-and-price [J].
Ramachandaran, Pradeep ;
Agnihotri, Ameya R. ;
Ono, Satoshi ;
Damodaran, Purushothaman ;
Srihari, Krishnaswami ;
Madden, Patrick H. .
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, :337-342
[10]  
Spindler Peter, 2006, P IEEE ACM INT C COM, P179