High-throughput implementation of lifting-based discrete wavelet transforms using look-ahead pipelining

被引:4
作者
Gao, Zhirong [1 ]
Xiong, Chengyi [2 ]
机构
[1] S Cent Univ Nationalities, Coll Comp Sci, Wuhan 430074, Peoples R China
[2] S Cent Univ Nationalities, Coll Elect & Informat Engn, Wuhan 430074, Peoples R China
关键词
Discrete wavelet transforms; very large scale integration architecture; parallel processing; lifting scheme; VLSI ARCHITECTURE; EFFICIENT ARCHITECTURES;
D O I
10.1117/1.3497049
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
We present a novel high-throughput very large scale integration implementation for a lifting-based discrete wavelet transform (DWT). First, an efficient parallel processing technique using look-ahead pipelining is investigated for implementation of 1-D DWT; then the scalable design respectively for the 1-D architecture and 2-D architecture is introduced. The proposed designs indicate that the delay registers of the 1-D architecture and the line buffers of the 2-D architecture do not increase proportionally to the amount of parallelism exploited, which is very meaningful to control increase of cost for 2-D high-speed implementation. The proposed 2-D architecture could complete one level of the decomposition transform for an NxN frame of an image in approximately NxN/(4IxJ) intraclock cycles, where the values of I and J could be set as arbitrary suitable positive integers. Compared with the previous similar methods, the proposed design could efficiently save hardware resources under the same throughput rate, and has more flexible scalability and simpler control complexity; thus, it could be an efficient alternative for high-speed applications. (C) 2010 Society of Photo-Optical Instrumentation Engineers. [DOI: 10.1117/1.3497049]
引用
收藏
页数:7
相关论文
共 22 条
[1]   A VLSI architecture for lifting-based forward and inverse wavelet transform [J].
Andra, K ;
Chakrabarti, C ;
Acharya, T .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2002, 50 (04) :966-977
[2]   EFFICIENT REALIZATIONS OF THE DISCRETE AND CONTINUOUS WAVELET TRANSFORMS - FROM SINGLE-CHIP IMPLEMENTATIONS TO MAPPINGS ON SIMD ARRAY COMPUTERS [J].
CHAKRABARTI, C ;
VISHWANATH, M .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1995, 43 (03) :759-771
[3]   Architectures for wavelet transforms: A survey [J].
Chakrabarti, C ;
Vishwanath, M ;
Owens, RM .
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (02) :171-192
[4]   High-speed VLSI implementation of 2-d discrete wavelet transform [J].
Cheng, Chao ;
Parhi, Keshab K. .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2008, 56 (01) :393-403
[5]   The JPEG2000 still image coding system: An overview [J].
Christopoulos, C ;
Skodras, A ;
Ebrahimi, T .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2000, 46 (04) :1103-1127
[6]   Line-based, reduced memory, wavelet image compression [J].
Chrysafis, C ;
Ortega, A .
IEEE TRANSACTIONS ON IMAGE PROCESSING, 2000, 9 (03) :378-389
[7]   A novel VLSI architecture for multidimensional discrete wavelet transform [J].
Dai, QH ;
Chen, XJ ;
Lin, C .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2004, 14 (08) :1105-1110
[8]   Factoring wavelet transforms into lifting steps [J].
Daubechies, I ;
Sweldens, W .
JOURNAL OF FOURIER ANALYSIS AND APPLICATIONS, 1998, 4 (03) :247-269
[9]   Lifting factorization-based discrete wavelet transform architecture design [J].
Jiang, WQ ;
Ortega, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2001, 11 (05) :651-657
[10]   Image compression using the 2-D wavelet transform [J].
Lewis, A. S. ;
Knowles, G. .
IEEE TRANSACTIONS ON IMAGE PROCESSING, 1992, 1 (02) :244-250