Energy-Efficient 8-Point DCT Approximations: Theory and Hardware Architectures

被引:9
作者
Cintra, Renato J. [1 ,2 ,3 ]
Bayer, Fabio M. [4 ,5 ]
Coutinho, Vitor A. [6 ,7 ]
Kulasekera, Sunera [8 ]
Madanayake, Arjuna [8 ]
Leite, Andre [1 ]
机构
[1] Univ Fed Pernambuco, Dept Estat, Signal Proc Grp, Recife, PE, Brazil
[2] Univ Rennes 1, IRISA INRIA, Equipe Cairn, Rennes, France
[3] Inst Natl Sci Appl, LIRIS, Lyon, France
[4] Univ Fed Santa Maria, Dept Estat, Santa Maria, RS, Brazil
[5] Univ Fed Santa Maria, LACESM, Santa Maria, RS, Brazil
[6] Univ Fed Pernambuco, Grad Program Elect Engn, Dept Estat, Recife, PE, Brazil
[7] Univ Fed Pernambuco, Signal Proc Grp, Dept Estat, Recife, PE, Brazil
[8] Univ Akron, Dept Elect & Comp Engn, Akron, OH 44325 USA
关键词
DCT approximation; Image compression; FPGA; Pruned transforms; DISCRETE COSINE; IMAGE COMPRESSION; TRANSFORM; ALGORITHM; HEVC;
D O I
10.1007/s00034-015-0233-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to its remarkable energy compaction properties, the discrete cosine transform (DCT) is employed in a multitude of compression standards, such as JPEG and H.265/HEVC. Several low-complexity integer approximations for the DCT have been proposed for both 1D and 2D signal analyses. The increasing demand for low-complexity, energy-efficient methods requires algorithms with even lower computational costs. In this paper, new 8-point DCT approximations with very low arithmetic complexity are presented. The new transforms are proposed based on pruning state-of-the-art DCT approximations. The proposed algorithms were assessed in terms of arithmetic complexity, energy retention capability, and image compression performance. In addition, a metric combining performance and computational complexity measures was proposed. Results showed good performance and extremely low computational complexity. Introduced algorithms were mapped into systolic-array digital architectures and physically realized as digital prototype circuits using FPGA technology and mapped to 45 nm CMOS technology. All hardware-related metrics showed low resource consumption of the proposed pruned approximate transforms. The best proposed transform according to the introduced metric presents a reduction in power consumption of 21-25 %.
引用
收藏
页码:4009 / 4029
页数:21
相关论文
共 50 条
  • [41] AN AREA-EFFICIENT 4/8/16/32-POINT INVERSE DCT ARCHITECTURE FOR UHDTV HEVC DECODER
    Sun, Heming
    Zhou, Dajiang
    Zhu, Jiayi
    Kimura, Shinji
    Goto, Satoshi
    2014 IEEE VISUAL COMMUNICATIONS AND IMAGE PROCESSING CONFERENCE, 2014, : 197 - 200
  • [42] Laius: an energy-efficient FPGA CNN accelerator with the support of a fixed-point training framework
    Nie, Zikai
    Li, Zhisheng
    Wang, Lei
    Guo, Shasha
    Deng, Yu
    Deng, Rangyu
    Dou, Qiang
    INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2020, 21 (03) : 418 - 428
  • [43] A Social Welfare Theory-Based Energy-Efficient Cluster Head Election Scheme for WSNs
    Lin, Deyu
    Gao, Lilei
    Min, Weidong
    IEEE SYSTEMS JOURNAL, 2021, 15 (03): : 4492 - 4502
  • [44] An Energy-Efficient Clustering Routing Protocol Based on Evolutionary Game Theory in Wireless Sensor Networks
    Lin, Deyu
    Wang, Quan
    Lin, Deqin
    Deng, Yong
    INTERNATIONAL JOURNAL OF DISTRIBUTED SENSOR NETWORKS, 2015,
  • [45] Hardware Implementation of Fuzzy Logic-Based Energy-Efficient Routing Protocol for Environment Monitoring Application of Wireless Sensor Networks
    Saxena, Prakash
    Bhadauria, Sarita Singh
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2025, 38 (08)
  • [46] Request-Response and Censoring-Based Energy-Efficient Decentralized Change-Point Detection With IoT Applications
    Gu, Yuantao
    Jiao, Yuchen
    Xu, Xingyu
    Yu, Quan
    IEEE INTERNET OF THINGS JOURNAL, 2021, 8 (08) : 6771 - 6788
  • [47] EECS-GT: Energy-Efficient Collaborative Sensing Model Using Game Theory for Wireless Sensor Networks
    Kolli, Sirisha Rani
    Rahman, Md. Zia Ur
    Bayleyegn, Masreshaw Demelash
    IEEE ACCESS, 2024, 12 : 115657 - 115671
  • [48] A Resource-Saving Energy-Efficient Reconfigurable Hardware Accelerator for BERT-based Deep Neural Network Language Models using FFT Multiplication
    Rizk, Rodrigue
    Rizk, Dominick
    Rizk, Frederic
    Kumar, Ashok
    Bayoumi, Magdy
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1675 - 1679
  • [49] An Energy-Efficient Field-Programmable Gate Array (FPGA) Implementation of a Real-Time Perspective-n-Point Solver
    Lv, Haobo
    Wu, Qiongzhi
    ELECTRONICS, 2024, 13 (19)
  • [50] An Energy-Efficient Stream-Based FPGA Implementation of Feature Extraction Algorithm for LiDAR Point Clouds With Effective Local-Search
    Sun, Hao
    Deng, Qi
    Liu, Xinzhe
    Shu, Yuhao
    Ha, Yajun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (01) : 253 - 265