Energy-Efficient 8-Point DCT Approximations: Theory and Hardware Architectures

被引:9
|
作者
Cintra, Renato J. [1 ,2 ,3 ]
Bayer, Fabio M. [4 ,5 ]
Coutinho, Vitor A. [6 ,7 ]
Kulasekera, Sunera [8 ]
Madanayake, Arjuna [8 ]
Leite, Andre [1 ]
机构
[1] Univ Fed Pernambuco, Dept Estat, Signal Proc Grp, Recife, PE, Brazil
[2] Univ Rennes 1, IRISA INRIA, Equipe Cairn, Rennes, France
[3] Inst Natl Sci Appl, LIRIS, Lyon, France
[4] Univ Fed Santa Maria, Dept Estat, Santa Maria, RS, Brazil
[5] Univ Fed Santa Maria, LACESM, Santa Maria, RS, Brazil
[6] Univ Fed Pernambuco, Grad Program Elect Engn, Dept Estat, Recife, PE, Brazil
[7] Univ Fed Pernambuco, Signal Proc Grp, Dept Estat, Recife, PE, Brazil
[8] Univ Akron, Dept Elect & Comp Engn, Akron, OH 44325 USA
关键词
DCT approximation; Image compression; FPGA; Pruned transforms; DISCRETE COSINE; IMAGE COMPRESSION; TRANSFORM; ALGORITHM; HEVC;
D O I
10.1007/s00034-015-0233-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to its remarkable energy compaction properties, the discrete cosine transform (DCT) is employed in a multitude of compression standards, such as JPEG and H.265/HEVC. Several low-complexity integer approximations for the DCT have been proposed for both 1D and 2D signal analyses. The increasing demand for low-complexity, energy-efficient methods requires algorithms with even lower computational costs. In this paper, new 8-point DCT approximations with very low arithmetic complexity are presented. The new transforms are proposed based on pruning state-of-the-art DCT approximations. The proposed algorithms were assessed in terms of arithmetic complexity, energy retention capability, and image compression performance. In addition, a metric combining performance and computational complexity measures was proposed. Results showed good performance and extremely low computational complexity. Introduced algorithms were mapped into systolic-array digital architectures and physically realized as digital prototype circuits using FPGA technology and mapped to 45 nm CMOS technology. All hardware-related metrics showed low resource consumption of the proposed pruned approximate transforms. The best proposed transform according to the introduced metric presents a reduction in power consumption of 21-25 %.
引用
收藏
页码:4009 / 4029
页数:21
相关论文
共 50 条
  • [31] Energy-Efficient Hardware Implementation of LUKS PBKDF2 with AES on FPGA
    Li, Xiaochao
    Cao, Chunhui
    Li, Pengtao
    Shen, Shuli
    Chen, Yihui
    Li, Lin
    2016 IEEE TRUSTCOM/BIGDATASE/ISPA, 2016, : 402 - 409
  • [32] SLIT: An Energy-Efficient Reconfigurable Hardware Architecture for Deep Convolutional Neural Networks
    Tran, Thi Diem
    Nakashima, Yasuhiko
    IEICE TRANSACTIONS ON ELECTRONICS, 2021, E104C (07) : 319 - 329
  • [33] An FPGA-Based Hardware Accelerator for Energy-Efficient Bitmap Index Creation
    Xuan-Thuan Nguyen
    Trong-Thuc Hoang
    Hong-Thu Nguyen
    Katsumi Inoue
    Cong-Kha Pham
    IEEE ACCESS, 2018, 6 : 16046 - 16059
  • [34] Exploiting Data-Level Parallelism For Energy-Efficient Implementation of LDPC Decoders and DCT on an FPGA
    Chen, Xiaoheng
    Akella, Venkatesh
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2011, 4 (04)
  • [35] Task allocation, migration and scheduling for energy-efficient real-time multiprocessor architectures
    Rupanetti, Dulana
    Salamy, Hassan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 : 17 - 26
  • [36] Energy-efficient hardware caching decision using Fuzzy Logic in Mobile Edge Computing
    Mehamel, Sarra
    Slimani, Khaled
    Bouzefrane, Samia
    Daoui, Mehammed
    2018 IEEE 6TH INTERNATIONAL CONFERENCE ON FUTURE INTERNET OF THINGS AND CLOUD WORKSHOPS (W-FICLOUD 2018), 2018, : 237 - 242
  • [37] Controllable Person Image Synthesis GAN and Its Reconfigurable Energy-efficient Hardware Implementation
    Lin, Shaoyue
    Zhang, Yanjun
    6TH INTERNATIONAL CONFERENCE ON INNOVATION IN ARTIFICIAL INTELLIGENCE, ICIAI2022, 2022, : 154 - 160
  • [38] E2HRL: An Energy-efficient Hardware Accelerator for Hierarchical Deep Reinforcement Learning
    Shiri, Aidin
    Kallakuri, Uttej
    Rashid, Hasib-Al
    Prakash, Bharat
    Waytowich, Nicholas R.
    Oates, Tim
    Mohsenin, Tinoosh
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2022, 27 (05)
  • [39] Energy-Efficient ECG Signals Outlier Detection Hardware Using a Sparse Robust Deep Autoencoder
    Soga, Naoto
    Sato, Shimpei
    Nakahara, Hiroki
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2021, E104D (08) : 1121 - 1129
  • [40] VLSI Design and Hardware Implementation of High-Speed Energy-Efficient Logarithmic-MAP Decoder
    Shresthal, Rahul
    Paily, Roy P.
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (03) : 406 - 412