Energy-Efficient 8-Point DCT Approximations: Theory and Hardware Architectures

被引:9
|
作者
Cintra, Renato J. [1 ,2 ,3 ]
Bayer, Fabio M. [4 ,5 ]
Coutinho, Vitor A. [6 ,7 ]
Kulasekera, Sunera [8 ]
Madanayake, Arjuna [8 ]
Leite, Andre [1 ]
机构
[1] Univ Fed Pernambuco, Dept Estat, Signal Proc Grp, Recife, PE, Brazil
[2] Univ Rennes 1, IRISA INRIA, Equipe Cairn, Rennes, France
[3] Inst Natl Sci Appl, LIRIS, Lyon, France
[4] Univ Fed Santa Maria, Dept Estat, Santa Maria, RS, Brazil
[5] Univ Fed Santa Maria, LACESM, Santa Maria, RS, Brazil
[6] Univ Fed Pernambuco, Grad Program Elect Engn, Dept Estat, Recife, PE, Brazil
[7] Univ Fed Pernambuco, Signal Proc Grp, Dept Estat, Recife, PE, Brazil
[8] Univ Akron, Dept Elect & Comp Engn, Akron, OH 44325 USA
关键词
DCT approximation; Image compression; FPGA; Pruned transforms; DISCRETE COSINE; IMAGE COMPRESSION; TRANSFORM; ALGORITHM; HEVC;
D O I
10.1007/s00034-015-0233-z
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to its remarkable energy compaction properties, the discrete cosine transform (DCT) is employed in a multitude of compression standards, such as JPEG and H.265/HEVC. Several low-complexity integer approximations for the DCT have been proposed for both 1D and 2D signal analyses. The increasing demand for low-complexity, energy-efficient methods requires algorithms with even lower computational costs. In this paper, new 8-point DCT approximations with very low arithmetic complexity are presented. The new transforms are proposed based on pruning state-of-the-art DCT approximations. The proposed algorithms were assessed in terms of arithmetic complexity, energy retention capability, and image compression performance. In addition, a metric combining performance and computational complexity measures was proposed. Results showed good performance and extremely low computational complexity. Introduced algorithms were mapped into systolic-array digital architectures and physically realized as digital prototype circuits using FPGA technology and mapped to 45 nm CMOS technology. All hardware-related metrics showed low resource consumption of the proposed pruned approximate transforms. The best proposed transform according to the introduced metric presents a reduction in power consumption of 21-25 %.
引用
收藏
页码:4009 / 4029
页数:21
相关论文
共 50 条
  • [21] Domino: Graph Processing Services on Energy-efficient Hardware Accelerator
    Xu, Chongchong
    Wang, Chao
    Gong, Lei
    Jin, Lihui
    Li, Xi
    Zhou, Xuehai
    2018 IEEE INTERNATIONAL CONFERENCE ON WEB SERVICES (IEEE ICWS 2018), 2018, : 274 - 281
  • [22] Runtime Reconfigurable Hardware Accelerator for Energy-Efficient Transposed Convolutions
    Marrazzo, Emanuel
    Spagnolo, Fanny
    Perri, Stefania
    PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 49 - 52
  • [23] An Energy-Efficient Hardware Accelerator for Hierarchical Deep Reinforcement Learning
    Shiri, Aidin
    Prakash, Bharat
    Mazumder, Arnab Neelim
    Waytowich, Nicholas R.
    Oates, Tim
    Mohsenin, Tinoosh
    2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [24] Hardware implementation of 1-D 8-point Adaptive Multiple Transform in Post-HEVC standard
    Ben Jdidia, Sonda
    Kammoun, Ahmed
    Belghith, Fatma
    Masmoudi, Nouri
    2017 18TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA), 2017, : 146 - 151
  • [25] PNeuro: a scalable energy-efficient programmable hardware accelerator for neural networks
    Carbon, A.
    Philippe, J-M.
    Bichler, O.
    Schmit, R.
    Tain, B.
    Briand, D.
    Ventroux, N.
    Paindavoine, M.
    Brousse, O.
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1039 - 1044
  • [26] Reduced Hardware Architecture for Energy-Efficient loT Healthcare Sensor Nodes
    Lim, Y. W.
    Daas, S. B.
    Hashim, S. J.
    Sidek, R. M.
    Kamsani, N. A.
    Rokhani, F. Z.
    2015 IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM (ICSYS), 2015, : 90 - 95
  • [27] A Pipelined Energy-efficient Hardware Accelaration for Deep Convolutional Neural Networks
    Alaeddine, Hmidi
    Jihene, Malek
    2019 IEEE INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED MICRO & NANO-SYSTEMS (DTS), 2019,
  • [28] Hardware and Energy-Efficient Stochastic LU Decomposition Scheme for MIMO Receivers
    Chen, Jienan
    Hu, Jianhao
    Zhou, Jiangyun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1391 - 1401
  • [29] Low-Power HEVC 8-point 2-D Discrete Cosine Transform Hardware Using Adder Compressors
    Sequeira, Luis F.
    Santana, Gustavo M.
    Paim, Guilherme
    Rocha, Leandro M. G.
    Abreu, Brunno
    Costa, Eduardo
    Bampi, Sergio
    2018 16TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2018, : 309 - 312
  • [30] Energy-Efficient Routing Protocols for Wireless Sensor Networks: Architectures, Strategies, and Performance
    Behera, Trupti Mayee
    Samal, Umesh Chandra
    Mohapatra, Sushanta Kumar
    Khan, Mohammad S.
    Appasani, Bhargav
    Bizon, Nicu
    Thounthong, Phatiphat
    ELECTRONICS, 2022, 11 (15)