BulkSort: System Design and Parallel Hardware Implementation Considerations

被引:0
作者
Ihirri, Soukaina [1 ,2 ]
Errami, Ahmed [1 ]
Khaldoun, Mohammed [1 ]
Sabir, Essaid [1 ]
机构
[1] Hassan II Univ Casablanca, LRI Lab, ENSEM, NEST Res Grp, Casablanca 20000, Morocco
[2] EMSI, LPRI, Casablanca, Morocco
关键词
Sorting; FPGA; bulk-sort; parallel processing;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Algorithms are commonly perceived as difficult subjects. Many applications today require complex algorithms. However, the researchers look for ways to make them as simple as possible. In high time demanding fields, the process of sorting represents one of the foremost issues in the data structure for searching and optimization algorithms. In parallel processing, we divide program instructions among multiple processors by breaking problems into modules that can be executed in parallel, to reduce the execution time. In this paper, we proposed a novel parallel, re-configurable and adaptive sorting network of the BulkSort algorithm. Our architecture is based on simple and elementary operations such as comparison and binary shifting. The main strength of the proposed solution is the ability to sort in parallel without memory usage. Experimental results show that our proposed model is promising according to the required resources and its ability to perform a high-speed sorting process. In this study, we take into account the analysis result of the Simulink design to establish the required hardware resources of the proposed system.
引用
收藏
页码:655 / 663
页数:9
相关论文
共 50 条
  • [41] On the Implementation of a Hardware Architecture for an Audio Data Hiding System
    Jose Juan Garcia-Hernandez
    Claudia Feregrino-Uribe
    Rene Cumplido
    Carolina Reta
    Journal of Signal Processing Systems, 2011, 64 : 457 - 468
  • [42] Software/Hardware Implementation of an Adaptive Noise Cancellation System
    Mahmoud, Wagdy H.
    Zhang, Nian
    2013 ASEE ANNUAL CONFERENCE, 2013,
  • [43] Parallel implementation of hardware-efficient adaptive equalization for coherent PON systems
    Liu, Na
    Ju, Cheng
    Li, Changhong
    OPTICAL AND QUANTUM ELECTRONICS, 2021, 53 (01)
  • [44] Hardware-software codesign and parallel implementation of a Golomb ruler derivation engine
    Sotiriades, E
    Dollas, A
    Athanas, P
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 227 - 235
  • [45] Hardware Implementation on FPGA for Task-Level Parallel Dataflow Execution Engine
    Wang, Chao
    Zhang, Junneng
    Li, Xi
    Wang, Aili
    Zhou, Xuehai
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (08) : 2303 - 2315
  • [46] Parallel implementation of hardware-efficient adaptive equalization for coherent PON systems
    Na Liu
    Cheng Ju
    Changhong Li
    Optical and Quantum Electronics, 2021, 53
  • [47] Design and Implementation of MIMO-STBC Systems on FPGA Hardware
    Nguyen Trung Hieu
    Nguyen Thanh Tu
    Le Tran Danh
    Au Ngoc Duc
    Bui Huu Phu
    2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 274 - 277
  • [48] Hardware/software design implementation of feature detection for a reconfigurable processor
    Dang, PP
    Chau, PM
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING '99, PARTS 1-2, 1998, 3653 : 758 - 766
  • [49] Design and hardware implementation of modified Rife algorithm for FMCW LiDAR
    Ye M.
    Liu H.
    Zhao Y.
    Sun Z.
    Hu B.
    Hongwai yu Jiguang Gongcheng/Infrared and Laser Engineering, 2022, 51 (12):
  • [50] Design of a Nonhomogeneous Nonlinear Synchronizer and Its Implementation in Reconfigurable Hardware
    Pulido-Luna, Jesus R.
    Lopez-Renteria, Jorge A.
    Cazarez-Castro, Nohe R.
    MATHEMATICAL AND COMPUTATIONAL APPLICATIONS, 2020, 25 (03)