BulkSort: System Design and Parallel Hardware Implementation Considerations

被引:0
作者
Ihirri, Soukaina [1 ,2 ]
Errami, Ahmed [1 ]
Khaldoun, Mohammed [1 ]
Sabir, Essaid [1 ]
机构
[1] Hassan II Univ Casablanca, LRI Lab, ENSEM, NEST Res Grp, Casablanca 20000, Morocco
[2] EMSI, LPRI, Casablanca, Morocco
关键词
Sorting; FPGA; bulk-sort; parallel processing;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Algorithms are commonly perceived as difficult subjects. Many applications today require complex algorithms. However, the researchers look for ways to make them as simple as possible. In high time demanding fields, the process of sorting represents one of the foremost issues in the data structure for searching and optimization algorithms. In parallel processing, we divide program instructions among multiple processors by breaking problems into modules that can be executed in parallel, to reduce the execution time. In this paper, we proposed a novel parallel, re-configurable and adaptive sorting network of the BulkSort algorithm. Our architecture is based on simple and elementary operations such as comparison and binary shifting. The main strength of the proposed solution is the ability to sort in parallel without memory usage. Experimental results show that our proposed model is promising according to the required resources and its ability to perform a high-speed sorting process. In this study, we take into account the analysis result of the Simulink design to establish the required hardware resources of the proposed system.
引用
收藏
页码:655 / 663
页数:9
相关论文
共 50 条
  • [31] Design and Implementation of Hardware Architecture for Denoising Using FPGA
    Jeon, ByungMoo
    Lee, SangJun
    Jin, Jungdong
    Dung Duc Nguyen
    Jeon, Jae Wook
    2013 IEEE 9TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS (CSPA), 2013, : 83 - 88
  • [32] Architecture design and hardware implementation of AES encryption algorithm
    Wei, Hongling
    Li, Hongyan
    Chen, Mingying
    2020 5TH INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE 2020), 2020, : 1611 - 1614
  • [33] Hardware Acceleration Design and Implementation for Inertial Navigation Applications
    Bouzid, Ahmed
    Vasarhelyi, Jozsef
    2018 19TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC), 2018, : 15 - 18
  • [34] Design and Implementation of CNC Controllers using Reconfigurable Hardware
    Dong, Jingchuan
    Yang, Xingzhao
    Liu, Qingjian
    Wang, Zijing
    Wang, Taiyong
    2009 IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION, VOLS 1-3, 2009, : 1481 - +
  • [35] Software Radio: A Review of Design Considerations and Digital Hardware Choices
    Parul Gupta
    Pradipta Dey
    Shivkumar Kalyanaraman
    中国通信, 2009, 6 (01) : 65 - 72
  • [36] Software Radio: A Review of Design Considerations and Digital Hardware Choices
    Gupta, Parul
    Dey, Pradipta
    Kalyanaraman, Shivkumar
    Wang Qing
    Chen Jianwen
    Lin YongHua
    CHINA COMMUNICATIONS, 2009, 6 (01) : 65 - 72
  • [37] Hardware Considerations for Tensor Implementation and Analysis Using the Field Programmable Gate Array
    Grout, Ian
    Mullin, Lenore
    ELECTRONICS, 2018, 7 (11)
  • [38] ON THE IMPLEMENTATION ISSUES OF A PARALLEL EXPERT SYSTEM
    DAI, H
    ANDERSON, TJ
    MONDS, FC
    INFORMATION AND SOFTWARE TECHNOLOGY, 1992, 34 (11) : 739 - 755
  • [39] Parallel and Pipelining design of SLAM Feature Detection Algorithm in Hardware
    Liu, Yunjie
    Wu, Xiaofeng
    PROCEEDINGS OF THE 2021 IEEE 16TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2021), 2021, : 1388 - 1393
  • [40] Hardware Implementation on FPGA for Task-Level Parallel Dataflow Execution Engine
    Wang, Chao
    Zhang, Junneng
    Li, Xi
    Wang, Aili
    Zhou, Xuehai
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (08) : 2303 - 2315